V DMA BLOCK: HSDMA (High-Speed DMA)
S1C33210 FUNCTION PART
EPSON
B-V-2-29
HSD0S3–HSD0S0: Ch. 0 trigger set-up (D[3:0]) / HSDMA Ch. 0/1 trigger set-up register (0x40298)
HSD1S3–HSD1S0: Ch. 1 trigger set-up (D[7:4]) / HSDMA Ch. 0/1 trigger set-up register (0x40298)
HSD2S3–HSD2S0: Ch. 2 trigger set-up (D[3:0]) / HSDMA Ch. 2/3 trigger set-up register (0x40299)
HSD3S3–HSD3S0: Ch. 3 trigger set-up (D[7:4]) / HSDMA Ch. 2/3 trigger set-up register (0x40299)
Select a trigger factor for each HSDMA channel.
Table 2.6 HSDMA Trigger Factor
Value
Ch.0 trigger factor
Ch.1 trigger factor
Ch.2 trigger factor
Ch.3 trigger factor
0000
Software trigger
Software trigger
Software trigger
Software trigger
0001
K50 port input (falling edge)
K51 port input (falling edge)
–
–
0010
K50 port input (rising edge)
K51 port input (rising edge)
–
–
0011
Port 0 input
Port 1 input
Port 2 input
Port 3 input
0100
Port 4 input
Port 5 input
Port 6 input
Port 7 input
0101
8-bit timer 0 underflow
8-bit timer 1 underflow
8-bit timer 2 underflow
8-bit timer 3 underflow
0110
16-bit timer 0 compare B
16-bit timer 1 compare B
16-bit timer 2 compare B
16-bit timer 3 compare B
0111
16-bit timer 0 compare A
16-bit timer 1 compare A
16-bit timer 2 compare A
16-bit timer 3 compare A
1000
16-bit timer 4 compare B
16-bit timer 5 compare B
16-bit timer 4 compare B
16-bit timer 5 compare B
1001
16-bit timer 4 compare A
16-bit timer 5 compare A
16-bit timer 4 compare A
16-bit timer 5 compare A
1010
Serial I/F Ch.0 Rx buffer full
Serial I/F Ch.1 Rx buffer full
Serial I/F Ch.0 Rx buffer full
Serial I/F Ch.1 Rx buffer full
1011
Serial I/F Ch.0 Tx buffer empty Serial I/F Ch.1 Tx buffer empty Serial I/F Ch.0 Tx buffer empty Serial I/F Ch.1 Tx buffer empty
1100
A/D conversion completion
A/D conversion completion
A/D conversion completion
A/D conversion completion
At initial reset, HSDxS is set to "0000" (software trigger).
HST0: Ch. 0 software trigger (D0) / HSDMA software trigger register (0x4029A)
HST1: Ch. 1 software trigger (D1) / HSDMA software trigger register (0x4029A)
HST2: Ch. 2 software trigger (D2) / HSDMA software trigger register (0x4029A)
HST3: Ch. 3 software trigger (D3) / HSDMA software trigger register (0x4029A)
Start a DMA transfer.
Write "1": Trigger
Write "0": Invalid
Read: Invalid
Writing "1" to HSTx generates a trigger pulse that starts a DMA transfer.
HSTx is effective only when software trigger is selected as the trigger factor of the HSDMA channel by the HSDxS
bits.
At initial reset, HSTx is set to "0".
HS0_TF: Ch. 0 trigger flag clear/status (D0) / HSDMA Ch. 0 trigger flag register (0x4022E)
HS1_TF: Ch. 1 trigger flag clear/status (D0) / HSDMA Ch. 1 trigger flag register (0x4023E)
HS2_TF: Ch. 2 trigger flag clear/status (D0) / HSDMA Ch. 2 trigger flag register (0x4024E)
HS3_TF: Ch. 3 trigger flag clear/status (D0) / HSDMA Ch. 3 trigger flag register (0x4025E)
These bits are used to check and clear the trigger flag status.
Write "1": Trigger flag clear
Write "0": Invalid
Read "1": Trigger flag has been set
Read "0": Trigger flag has been cleared
The trigger flag is set when the trigger factor is input to the HSDMA channel and is cleared when the HSDMA
channel starts a data transfer. By reading HSx_TF, the flag status can be checked. Writing "1" to HSx_TF clears the
trigger flag if the DMA transfer has not been started.
At initial reset, HSx_TF is set to "0".
Содержание S1C33210
Страница 4: ......
Страница 13: ...S1C33210 PRODUCT PART ...
Страница 14: ......
Страница 124: ...APPENDIX B PIN CHARACTERISTICS A 110 EPSON S1C33210 PRODUCT PART THIS PAGE IS BLANK ...
Страница 125: ...S1C33210 FUNCTION PART ...
Страница 126: ......
Страница 127: ...S1C33210 FUNCTION PART I OUTLINE ...
Страница 128: ......
Страница 130: ...I OUTLINE INTRODUCTION B I 1 2 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 138: ...I OUTLINE LIST OF PINS B I 3 6 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 139: ...S1C33210 FUNCTION PART II CORE BLOCK ...
Страница 140: ......
Страница 142: ...II CORE BLOCK INTRODUCTION B II 1 2 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 148: ...II CORE BLOCK CPU AND OPERATING MODE B II 2 6 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 152: ...II CORE BLOCK INITIAL RESET B II 3 4 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 224: ...II CORE BLOCK ITC Interrupt Controller B II 5 26 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 234: ...II CORE BLOCK CLG Clock Generator B II 6 10 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 236: ...II CORE BLOCK DBG Debug Unit B II 7 2 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 237: ...S1C33210 FUNCTION PART III PERIPHERAL BLOCK ...
Страница 238: ......
Страница 240: ...III PERIPHERAL BLOCK INTRODUCTION B III 1 2 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 266: ...III PERIPHERAL BLOCK 8 BIT PROGRAMMABLE TIMERS B III 3 18 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 292: ...III PERIPHERAL BLOCK 16 BIT PROGRAMMABLE TIMERS B III 4 26 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 296: ...III PERIPHERAL BLOCK WATCHDOG TIMER B III 5 4 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 429: ...S1C33210 FUNCTION PART IV ANALOG BLOCK ...
Страница 430: ......
Страница 432: ...IV ANALOG BLOCK INTRODUCTION B IV 1 2 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 448: ...IV ANALOG BLOCK A D CONVERTER B IV 2 16 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 449: ...S1C33210 FUNCTION PART V DMA BLOCK ...
Страница 450: ......
Страница 452: ...V DMA BLOCK INTRODUCTION B V 1 2 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 506: ...V DMA BLOCK IDMA Intelligent DMA B V 3 18 EPSON S1C33210 FUNCTION PART THIS PAGE IS BLANK ...
Страница 507: ...S1C33210 FUNCTION PART Appendix I O MAP ...
Страница 508: ......
Страница 557: ......