VII LCD CONTROLLER BLOCK: LCD CONTROLLER
S1C33L03 FUNCTION PART
EPSON
B-VII-2-19
A-1
B-VII
LCDC
Frame Rates
The frame rate is calculated from the LCD panel’s resolution, non-display period, and pixel clock frequency, as
shown below.
f
PCLK
Frame rate = ————————————————
(HDP + HNDP)
×
(VDP + VNDP)
f
PCLK
: PCLK frequency (Hz)
This is the input clock frequency for the LCD controller derived by dividing the BCU clock. The BCU-clock
division ratio can be set to 1/1, 1/2, 1/3, or 1/4 using the LCLKSEL[2:0] (D[2:0])/FIFO control register
(0x39FFF4). The LCD controller supports a PCLK clock of up to 25 MHz.
HDP: Horizontal display period
This is the LCD panel’s horizontal resolution (in pixels). From the set value of LDHSIZE[5:0]
(D[5:0])/horizontal panel size register (0x39FFE4), the horizontal display period is calculated as follows:
Horizontal display period = (LDHSIZE[5:0] + 1)
×
16 (Ts)
where Ts = PCLK clock cycle
HNDP: Horizontal non-display period
This is a non-display period before the LCD panel starts displaying the next line after it has finished
displaying all pixels in one line. Set a value in 8 pixel units in the HNDP[4:0] (D[4:0])/horizontal non-display
period register (0x39FFE7).
Horizontal non-display period = (HNDP[4:0] + 4)
×
8 (Ts)
The value HDP described above plus HNDP comprises the number of PCLK clock cycles per one-line period
(FPLINE pulse period).
VDP: Vertical display period
This is the LCD panel’s vertical resolution (number of display lines). From the set value of the
LDVSIZE[9:0] (D[9:0])/vertical panel size register (0x39FFE6, 0x39FFE5), the vertical display period is
calculated as follows:
Vertical display period = LDVSIZE[9:0] + 1 (lines)
VNDP: Vertical non-display period
This is a non-display period before the LCD panel starts displaying the next frame after it has finished
displaying all display lines in one frame. Set this period based on the number of lines in the VNDP[5:0]
(D[5:0])/vertical non-display period register (0x39FFEA).
Vertical non-display period = VNDP[5:0] (lines)
From the above parameters, we obtain the number of PCLK clock cycles required for the display of one frame, as
determined by (HDP + HNDP)
×
(VDP + VNDP). The frame rate is calculated by dividing the PCLK clock
frequency by this value.
Содержание CMOS 32-Bit Single Chip Microcomputer S1C33L03
Страница 4: ......
Страница 14: ......
Страница 15: ...S1C33L03 PRODUCT PART ...
Страница 16: ......
Страница 147: ...S1C33L03 FUNCTION PART ...
Страница 148: ......
Страница 149: ...S1C33L03 FUNCTION PART I OUTLINE ...
Страница 150: ......
Страница 152: ...I OUTLINE INTRODUCTION B I 1 2 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 162: ...I OUTLINE LIST OF PINS B I 3 8 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 163: ...S1C33L03 FUNCTION PART II CORE BLOCK ...
Страница 164: ......
Страница 166: ...II CORE BLOCK INTRODUCTION B II 1 2 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 172: ...II CORE BLOCK CPU AND OPERATING MODE B II 2 6 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 176: ...II CORE BLOCK INITIAL RESET B II 3 4 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 224: ...II CORE BLOCK BCU Bus Control Unit B II 4 48 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 250: ...II CORE BLOCK ITC Interrupt Controller B II 5 26 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 262: ...II CORE BLOCK DBG Debug Unit B II 7 2 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 263: ...S1C33L03 FUNCTION PART III PERIPHERAL BLOCK ...
Страница 264: ......
Страница 266: ...III PERIPHERAL BLOCK INTRODUCTION B III 1 2 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 292: ...III PERIPHERAL BLOCK 8 BIT PROGRAMMABLE TIMERS B III 3 18 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 318: ...III PERIPHERAL BLOCK 16 BIT PROGRAMMABLE TIMERS B III 4 26 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 322: ...III PERIPHERAL BLOCK WATCHDOG TIMER B III 5 4 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 414: ...III PERIPHERAL BLOCK INPUT OUTPUT PORTS B III 9 26 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 415: ...S1C33L03 FUNCTION PART IV ANALOG BLOCK ...
Страница 416: ......
Страница 418: ...IV ANALOG BLOCK INTRODUCTION B IV 1 2 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 434: ...IV ANALOG BLOCK A D CONVERTER B IV 2 16 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 435: ...S1C33L03 FUNCTION PART V DMA BLOCK ...
Страница 436: ......
Страница 438: ...V DMA BLOCK INTRODUCTION B V 1 2 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 492: ...V DMA BLOCK IDMA Intelligent DMA B V 3 18 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 493: ...S1C33L03 FUNCTION PART VI SDRAM CONTROLLER BLOCK ...
Страница 494: ......
Страница 496: ...VI SDRAM CONTROLLER BLOCK INTRODUCTION B VI 1 2 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 531: ...S1C33L03 FUNCTION PART VII LCD CONTROLLER BLOCK ...
Страница 532: ......
Страница 534: ...VII LCD CONTROLLER BLOCK INTRODUCTION B VII 1 2 EPSON S1C33L03 FUNCTION PART THIS PAGE IS BLANK ...
Страница 579: ...S1C33L03 FUNCTION PART Appendix I O MAP ...
Страница 580: ......