Controller Reset/Power Up Initialization
The self-test sequence consists of the following events:
•
Hardware Reset Test
- This routine tests the 8031
microprocessor, buffer controller, disk formatter, and
SCSI reset latch for the proper power-up condition.
If
any of these tests fail, the controller can only be
reset by a power-up condition.
•
8031 Test
- This routine tests the 8031 internal memory,
timers, and register bank switching for proper
operation.
•
PROM Checksum Test
- This routine performs a checksum
calculation on the controller firmware PROM and compares
it against the checksum stored in the PROM.
• Buffer Controller Test
- This routine tests the buffer
controller for proper operation. All the registers are
tested and the chip is engaged to access RAM memory.
Other portions of the self-test check parts of the
buffer controller, which cannot be tested at this time.
• Dynamic RAM Test
- This routine tests the dynamic RAM
memory by writing and reading different patterns to
memory.
In addition, the buffer controller is tested
for proper refresh operation and parity detection.
This
test also tests the memory parity interrupt.
•
Disk Formatter Test
- This routine tests the disk
formatter chip by writing and reading all possible
patterns to each of the disk formatter chip registers.
After the registers are tested, the interrupts are
tested to ensure the formatter chip generates an
interrupt when a command completes.
•
SCSI Controller Test
- This routine tests the SCSI
controller chip by executing the chip diagnostic
command. After the diagnostic test completes, the
interrupts are tested to ensure the SCSI chip generates
an interrupt when a command completes.
Finally, the
registers are tested by writing and reading all possible
patterns to each of the SCSI controller chip registers.
If any portion of the self-test fails, except the hardware
reset test, the controller can be reset by a SCSI bus reset
condition or a power-up reset condition.
The failure of the
hardware reset test is considered a catastrophic failure and
the controller can only be reset from such a failure by a
power-up reset condition.
6-2 Controller Initialization and Self-Test Procedures
Содержание MD21/S2
Страница 14: ...MD21 Disk Controller Overview MD2103 0785 Figure 2 1 The MD21 Disk Controller 2 2 General Description...
Страница 16: ...MD21 Disk Controller Overview MD2103 0781 Figure 2 2 MD21 Controller Block Diagram 2 4 General Description...
Страница 22: ...BLANK...
Страница 28: ...BLANK...
Страница 58: ...BLANK...
Страница 80: ...BLANK...
Страница 84: ...BLANK...