214
PCM1795 (DIGITAL : U0403, U0404, U0405, U0406, U0407, U0408, U0409)
PIN CONFIGURATION
ZEROL
ZEROR
MSEL
LRCK
DATA
BCK
SCL
DGND
V
DD
MS
MDI
MC
MDO
RST
V
2L
CC
AGND3L
I
L
OUT
I
L+
OUT
AGND2
V
1
CC
V
L
COM
V
R
COM
I
REF
AGND1
I
R
OUT
I
R+
OUT
AGND3R
V
2R
CC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
PCM1795
www.ti.com
........................................................................................................................................................................................................
SLES248–MAY
2009
DB PACKAGE
SSOP-28
(TOP VIEW)
Table 1. TERMINAL FUNCTIONS
TERMINAL
NAME
NO.
I/O
DESCRIPTION
AGND1
19
—
Analog ground (internal bias)
AGND2
24
—
Analog ground (internal bias)
AGND3L
27
—
Analog ground (left channel
DACFF)
AGND3R
16
—
Analog ground (right channel
DACFF)
BCK
6
I
Bit
clock input
(1)
DATA
5
I
Serial audio data input
(2)
DGND
8
—
Digital ground
I
OUT
L+
25
O
Left
channel analog current
I
OUT
L–
26
O
Left
channel analog current output
–
I
OUT
R+
17
O
Right channel analog current
I
OUT
R
–
18
O
Right channel analog current output
–
I
REF
20
—
Output current reference bias pin
LRCK
4
I
Left
and right clock (f
S
) input
(2)
MC
12
I
Mode control clock input
(2)
MDI
11
I
Mode control data input
(2)
MDO
13
I/O
Mode control readback data output
(3)
MS
10
I/OI
Mode control chip-select input
(4)
; active low
MSEL
3
I
I
2
C/SPI select
(2)
; active low SPI select
RST
14
I
Reset
(2)
; active low
(1)
Schmitt-trigger
input,
5-V tolerant.
(2)
Schmitt-trigger
input,
5-V tolerant.
(3)
Schmitt-trigger input and output. 5-V tolerant input. In I
2
C
mode,
this pin becomes an open-drain 3-state output;
otherwise,
this pin is a
CMOS output.
(4)
Schmitt-trigger input and output. 5-V tolerant input and CMOS output.
Copyright ©
2009,
Texas Instruments Incorporated
Submit Documentation Feedback
7
Product
Folder Link(s):
PCM1795
Содержание AVR-4520
Страница 32: ...32 Personal notes...
Страница 102: ...102 Personal notes...
Страница 124: ...124 LEVEL DIAGRAM FRONT ch I V I V GAIN ADJ ANALOG ATT SPEAKER OUT REC OUT LEVEL DIAGRAM...
Страница 125: ...125 LEVEL DIAGRAM CENTER ch I V I V GAIN ADJ SPEAKER OUT...
Страница 126: ...126 LEVEL DIAGRAM SUBWOOFER ch I V I V 10dBFS DD IN Config1 GAIN ADJ SPEAKER OUT...
Страница 127: ...127 LEVEL DIAGRAM SURROUND ch I V I V GAIN ADJ SPEAKER OUT...
Страница 128: ...128 LEVEL DIAGRAM SURR BACK ch I V I V GAIN ADJ SPEAKER OUT...
Страница 129: ...129 LEVEL DIAGRAM FRONT HEIDHT ch I V I V GAIN ADJ SPEAKER OUT...
Страница 130: ...130 LEVEL DIAGRAM FRONT WIDE ch I V I V GAIN ADJ SPEAKER OUT...
Страница 131: ...131 LEVEL DIAGRAM ZONE2 3...
Страница 183: ...183 Personal notes Personal notes...
Страница 195: ...195 R5F3650NNFB DIGITAL U2101...
Страница 209: ...209 MX29LV160DBTI 70G NETWORK DSP U0103 U0203 U0303 MX29LV160DBTI 70G Block Diagram...
Страница 213: ...213 AK5358BET DIGITAL U0141 AK5358BET Pin Function...
Страница 218: ...218 ADV7850KBCZ 5 DIGITAL U1102 ADV7850...
Страница 236: ...236 2 FL DISPLAY FLD 17 BT 40GINK SPK SMPS Z6801 PIN CONNECTION GRID ASSIGNMENT Y2 q...
Страница 237: ...237 ANODE CONNECTION...