Daewoo DTM-29U7Z SERIES, Руководство по обслуживанию

Страница: 43 / 50

1. Intr
(1) General Description
(2) Block Diagram
5-3 DDP3315C
oduction
The DDP 3315C is a mixed signal single-chip digital
display and deflectionprocessor, designed for high-
quality back-end applications in double scan and
HDTV TV sets with 4:3 or 16:9 picture tubes. Its inter-
faces qualifiesthe IC to be combined with state of the
art digital scan rate converters as well as analog
HDTV sources. It contains the entire digital video com-
ponent and deflectionprocessing and all analog inter-
faces to display the picture on a CRT.
The main features are:
Video Processing
– linear horizontal scaling (0.25 ... 4), as well as
nonlinear horizontal scaling “panorama vision”
– dynamic black level expander
– luma transient improvement (LTI)
– dynamic peaking
– color transient improvement (CTI)
– programmable RGB matrix
– black stretch, blue stretch, gamma correction via
programmable NCE on RGB
– two analog double scan inputs with fastblanking
(one RGB and one RGB/YC
r
C
b
/YP
r
P
b
selectable)
– average and peak beam current limiter
– automatic picture tube adjustment (cutoff, drive)
– histogram calculation
Deflection Pr ocessing
– scan velocity modulation output
– digital EHT compensation for vertical / east-west
– soft start/stop of H-drive
– vertical angle and bow correction
– differential vertical outputs
– vertical zoom via deflection
– horizontal and vertical protection circuit
– horizontal frequency for VGA/SVGA/1080I
– black switch off procedure
– supports horizontal and vertical dynamic focus
Miscellaneous
– selectable ITU-R 601 4:1:1 / 4:2:2 YC
r
C
b
input or
double scan ITU-R 656 input at 54MHz LLC
– selectable 27/32/54MHz MHz line-locked clock input
– crystal oscillator for horizontal safety
– picture frame generator
– hardware for simple 50/60 Hz to 100/120 Hz conver-
sion (display frequency doubling)
– 80PQFP package, 5V analog and 3.3V digital sup-
ply
SDA
SVM
HOUT
E/W
FIFO
Sense
PWM1/2 2H/2V
HFLB
LLC
27/32
54 MHz
C
r
C
b
4:2:2/4:1:1
Output
Controlling
(1H/1V)
Y / Upcon-
version/
scaling
general
purpose
PWM
H/V
dynamic
focus
Picture
Improv-
ment Matrix /
PFG /
NCE Y
U
V
R
G
B
Y
U
V
R
G
B
Tube
Control Analog
RGB
Switch R
G
B
R
G
B
P
r
Y
P
b
FBL
H-Drive
Generation
Input
Interface
analog
RGB -
Matrix
Y
U
V
Sawtooth/
Parabola
Generation
H
&
V
Security
Unit
Sync
Process-
ing
Input
VERT+
VERT-
656 YUV
Input
V
H
H H
V
DFVBL PWMV
V
EW
SVM
R
G
B
Display-
Freq.
Doubling
R
G
B
FBL
EHT /
Histo-
gramm I
2
C
Interface
Clock
G
enera-
tor
VPROT HSAFETY
H
V
EW
Video
DAC
SCL
R
G
B
11
IC DESCRIPTION
APPENDIX