CYTVII-B-E-1M-176-CPU Evaluation Board User Guide, Document Number. 002-22883 Rev. *C
19
Schematics of CPU Board
Figure A-2. Power Architecture
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
12V POWER
INPUT
PMIC(5V,1A)
BOARD TO BOARD CONNECTOR-1
BOARD TO BOARD CONNECTOR-2
UART TO
USB
CONVERTER
USB
CONNECTOR
DEBUG INTERFACE
VCC_12V
VCC
USB_VIN
RESET
CONTROLLER
ARM ETM MICTOR,
ARM STANDARD JTAG,
CORTEX DEBUG + ETM,
CORTEX DEBUG
POWER ARCHITECTURE
TRAVEO II
MCU
CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600
SCH Title :
Size
Document Number
Rev
Date:
Sheet
o f
CYPRESS SEMICONDUCTOR © 2019
Page Title :
Drawn By
Approved By
6239956
C
CYTVII-B-E-1M-B0-176-CPU-BOARD
A4
3
20
Monday, April 01, 2019
POWER ARCHITECTURE
VJYM
SPPD