– 8 –
Ver 2.4
CY3650 USB Development System User’s Guide
RS232 connector for communication with a PC. These are described in detail below.
6.1. Target Chip and Connector J1
Please note that the square pad on the bottom side of the printed wiring may not correctly reflect the position of pin
1. Refer to the diagrams in this documentation for the correct location of J1 pin 1.
Pin-outs for the 18-pin DIP and 20 / 24-pin SOIC configurations the Cypress USB IC family are given in Table 3.
Note that not all chip pins are implemented on the emulation board. All other pins on connector J1 are test points,
and should not be connected to any other signal.
* Not used on development system board
** Requires jumper JP1 to connect to +5V on the development system board (see Section 3.2)
6.2. J2 - Microcontroller Signals
For debug purposes, microcontroller interface signals are available at connector J2. Table 4 gives pin functions for
the signals, and Table 5 lists all signal locations on the J2 connector. Consult Figure 4 for the correct position of pin
Table 3: Target Chip Pins
Pin
Name
18-DIP
Pin #
20-SOIC
Pin #
24-SOIC
Pin #
Description
J1
Pin #
P0[7]
15
17
21
Port 0, Bit 7 (MSB)
7
P0[6]
16
18
22
Port 0, Bit 6
8
P0[5]
17
19
23
Port 0, Bit 5
5
P0[4]
18
20
24
Port 0, Bit 4
6
P0[3]
4
4
4
Port 0, Bit 3
3
P0[2]
3
3
3
Port 10, Bit 2
4
P0[1]
2
2
2
Port 0, Bit 1
1
P0[0]
1
1
1
Port 0, Bit 0 (LSB)
2
VSS
6
7
9
Ground
59,60
VCC
11
12
14
Positive Supply (+5V)
57**
VPP
7
8
10
EPROM Supervoltage*
*
Xi
9
10
12
Oscillator input*
*
Xo
10
11
13
Oscillator output*
*
Cext
8
9
11
External RC wake-up
43
USB D+
13
14
16
USB D+
42
USB D
−
12
13
15
USB D
−
41
P1[7]
-
-
17
Port 1, Bit 7 (24p SOIC only)
15
P1[6]
-
-
8
Port 1, Bit 6 (24p SOIC only)
16
P1[5]
-
-
18
Port 1, Bit 5 (24p SOIC only)
13
P1[4]
-
-
7
Port 1, Bit 4 (24p SOIC only)
14
P1[3]
-
15
19
Port 1, Bit 3 (SOIC only)
11
P1[2]
-
6
6
Port 1, Bit 2 (SOIC only)
12
P1[1]
14
16
20
Port 1, Bit 1
9
P1[0]
5
5
5
Port 1, Bit 0 (LSB)
10
