![Congatec 048000 Скачать руководство пользователя страница 44](http://html1.mh-extra.com/html/congatec/048000/048000_user-manual_2652452044.webp)
Copyright
©
2017
congatec
AG
MA50m17
44/60
Gigabit Ethernet Pin # Description
I/O
PU/PD Comment
GBE0_CTREF
A14
Reference voltage for Carrier Board Ethernet channel 0 magnetics center tap. The reference voltage is
determined by the requirements of the module PHY and may be as low as 0V and as high as 3.3V. The
reference voltage output shall be current limited on the module. In the case in which the reference is
shorted to ground, the current shall be limited to 250mA or less.
Not connected
Table 17
Serial ATA Signal Descriptions
Signal
Pin # Description
I/O
PU/PD Comment
S
SATA0_RX-
A19
A20
Serial ATA channel 0, Receive Input differential pair.
I SATA
Supports Serial ATA specification, Revision 3.1
S
SATA0_TX-
A16
A17
Serial ATA channel 0, Transmit Output differential pair.
O SATA
Supports Serial ATA specification, Revision 3.1
S
SATA1_RX-
B19
B20
Serial ATA channel 1, Receive Input differential pair.
I SATA
Supports Serial ATA specification, Revision 3.1
S
SATA1_TX-
B16
B17
Serial ATA channel 1, Transmit Output differential pair.
O SATA
Supports Serial ATA specification, Revision 3.1
S_ATA_ACT#
A28
Serial ATA activity indicator, active low.
O 3.3V
Up to 10mA
Table 18
PCI Express Signal Descriptions (general purpose)
Signal
Pin # Description
I/O
PU/PD Comment
P
PCIE_RX0-
B68
B69
PCI Express channel 0, Receive Input differential pair.
I PCIE
Supports PCI Express Base Specification, Revision 2.0
P
PCIE_TX0-
A68
A69
PCI Express channel 0, Transmit Output differential pair. O PCIE
Supports PCI Express Base Specification, Revision 2.0
P
PCIE_RX1-
B64
B65
PCI Express channel 1, Receive Input differential pair.
I PCIE
Supports PCI Express Base Specification, Revision 2.0
P
PCIE_TX1-
A64
A65
PCI Express channel 1, Transmit Output differential pair. O PCIE
Supports PCI Express Base Specification, Revision 2.0
P
PCIE_RX2-
B61
B62
PCI Express channel 2, Receive Input differential pair.
I PCIE
Supports PCI Express Base Specification, Revision 2.0
P
PCIE_TX2-
A61
A62
PCI Express channel 2, Transmit Output differential pair. O PCIE
Supports PCI Express Base Specification, Revision 2.0
P
PCIE_RX3-
B58
B59
PCI Express channel 3, Receive Input differential pair.
I PCIE
Supports PCI Express Base Specification, Revision 2.0
P
PCIE_TX3-
A58
A59
PCI Express channel 3, Transmit Output differential pair. O PCIE
Supports PCI Express Base Specification, Revision 2.0
PCIE_
PCIE_CLK_REF-
A88
A89
PCI Express Reference Clock output for all PCI Express
lanes.
O PCIE
A PCI Express Gen2/3 compliant clock buffer chip must be used on
the carrier board if more than one PCI Express device is designed in.