Congatec 041600, Руководство пользователя

Страница: 19 / 65

Copyright © 2018 congatec AG TR44m17 19/65
3 Block Diagram
Embedded V-Series SOC
Compute Unit
AES
Core #1 Core #2
Core #3 Core #4
SSE4.2 AVX
Memory
high performance ECC low power
2MB Shared L2
Graphics Unit
OpenGL 4.6 OpenCL 2.1 DirectX 12
Interfaces
DisplayPort HDMI/DVI
Integrated
SATA
USB 2.0
LPC Bus PCIe
Integrated I/O Interfaces
GPIOs
USB 3.0
MPEG-4 WMV-9 VC-1 MPEG-2
MVC H.265 H.264
Multimedia Features
MJPEG
Platform Security
AES RSA SHA TRNG
Connector
220 pos
COM Express AB
congatec
Board
Controller
Dual Channel
DDR4 SODIMM
up to 16GB
Dual Channel
DDR4 SODIMM
up to 16GB
opt.
TPM
2.0
SPI
ROM
eDP-LVDS
NXP PTN3460
USB Hub
Microchip USB2514b
PCIe switch
LVDS (default) or
eDP (optional)
Connector
220 pos
COM Express CD
LPC
HDA I/F
USB Port 0-4
SATA Port 0
SATA Port 2
SATA Port 1
SATA Port 3
GPIOs
SM Bus
I2C Bus
Serial Port 1-0
FAN Control
VGA
USB-SS Port 0
USB-SS Port 2
DDI 1
DDI 2
DDI 3
(N/A in R-Series)
PEG x4
USB 3.1 Gen 2 Port 1
USB-SS Port 1
USB 3.1 Gen 2 Port 2
USB-SS Port 3
(N/A in R-Series)
USB 3.1 Gen 1 Port 4
(N/A in R-Series)
DP3
DP2
(N/A in R-Series)
PCIe x1
PCIe
Port 4
PCIe x1
(N/A in
R-Series)
DP1
LPC LPC
USB 2.0
Port 0-4
PCIe Port 0-1
SPI bus
PCIe Port 0-1
SPI
PCIe Port 2
PCIe Port 2
PCIe Port 5
(in R-Series)
opt. PCIe Port 3
PCIe Port 3
(N/A in R-Series)
PCIe x1
PCIe x1
PCIe x1
GBE
opt.
Ethernet
PCIe Port 5
PCIe Port 4
UART 0-1
USB Port 5-7
USB 2.0
Port 5
3x USB 2.0
SATA Gen3
SATA Gen3
SATA Gen3
SATA Gen3
DP0
SATA 0
SATA 1
eDP (optional)
PEG Lane 0-3
PEG x4
(N/A in R-Series)
PEG Lane 4-7
(N/A in R-Series)
PEG Lane 8-15
PCIe Port 7
(N/A in R-Series)
PCIe Port 6
MUX
MUX
USB3.1 Gen 1 Port 3
opt.
LS
SW
Intel
i210
SM Bus
I2C Bus
(in R-Series)
opt.