Evaluation Kit for CMX979 (engineering samples)
EV9790
2017 CML Microsystems Plc
4
UM9790/1
3
Block Diagram
Fractional-N
PLL
Integer-N
PLL
Power Supply
V
B
IA
S
D
G
N
D
D
V
D
D
RDATA
SCLK
CDATA
CSN
R
ES
ET
N
IFPLLOUT
IF
_L
N
IF
_L
P
C-BUS
MCLK
D
O
IN
D
O
R
F
V
C
C
_C
P
LOOUT
D
M
G
N
D
D
EC
_I
FV
C
O
FL
C
K
D
EC
_L
O
IR
Q
N
V
C
C
_I
F_
D
EC
V
C
C
_P
LL
_C
P
_I
F
V
C
C
_S
YN
TH
_3
V
Divide by:
1, 2, 4, 6 or 8
Divide by:
1, 4, 8 or 16
Control Registers
D
EC
_S
YN
TH
IF Synthesiser
RF Synthesiser
Figure 1 CMX979 Block Diagram
C
-B
U
S
in
te
rfa
ce
P
o
w
er
VREG
VREG
VCTCXO
IF tank
Ext Clk IN
IF PLL OUT
RF PLL OUT
Loop filter
Modulation
J7
J5
AV
DD
DV
DD
U5
L3
J2
U3 / U4
J3
C-BUS
CMX979
RF PLL
and
VCO
IF PLL
and
VCO
J1
J6
Figure 2 EV9790 Block Diagram