ProDAQ 3150 User Manual
3150UM-01
Bustec Production Ltd.
Page 29
MB_STATUS (0x26, read)
(bit assignments like list processor register MB_STATUS)
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Function
0
0
0
0
0
0
sL
P
to
D
S
P
sV
X
It
oD
S
P
0
0
sD
S
P
to
LP
sV
X
It
oL
P
0
0
sD
S
P
to
V
X
I
sL
P
to
V
X
I
sLPtoVXI
signals message in LP to VXI mailbox register
sDSPtoVXI
signals message in DSP to VXI mailbox register
sVXItoLP
signals message in VXI to LP mailbox register
sDSPtoLP
signals message in DSP to VXI mailbox register
sVXItoDSP
signals message in VXI to DSP mailbox register
sLPtoDSP
signals message in LP to DSP mailbox register
IQ-JTAG (0x28, read/write)
A simple JTAG interface is used to load and modify the switch matrix.
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Operation RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW
Initial
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Name
R
C
en
a
T
S
M
e
na
V
X
IT
O
e
na
S
W
1
S
W
0
JT
LO
C
T
D
O
T
D
I
T
M
S
*
T
C
LK
T
R
S
T
*
TRST*
reset of the Trigger Switch Matrix JTAG interface. For a proper reset write a 1
and after
>
100
µ
s a 0 into that register bit.
TCLK
JTAG clock, Note: a clock pulse is generated automatically (75 ns) if a 1 is
written into that register
TMS
to change the state machine (output is inverted)
TDI
(inverted data input for JTAG device)
TDO
(data output)
JTLOC
enable JTAG interface
SW0 -
used by SW
SW1 -
used by SW
VXITOena - Enable Trigger output to VXI bus. A one has to be written in to enable the
output.
TSMena -
Enables the output from the Trigger Switch Matrix. A one has to be written in
to enable the output. Signal gets inverted to provide the right polarity. At
startup the output is disabled.
RCena -
Rapid Connect enable (low active). A one has to be written in to enable the
output.
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com