![background image](http://html1.mh-extra.com/html/bailey/immfp02/immfp02_instructions-manual_467054045.webp)
TROUBLESHOOTING
DIAGNOSTICS
I-E96-202B
5 - 9
LED Display
The front panel LEDs (see Figure
) are used during diagnos-
tic mode operation to display test results.
I/O Expander Bus Stall
08
Sets a latch enabling a level 7 interrupt to occur.
Module Bus/Controlway
09
Sends series of bytes to Controlway verifying timing and
transfer status.
Timer IRQ
0A
Initializes DUART timer for 1-msec interrupts and then waits
for it to time-out.
Dispatcher IRQ2
0B
Issues software dispatcher request and waits for interrupt to
occur.
RS-232 DUART 01
0C
Tests (in local loopback mode) both serial channels of DUART
circuitry.
DUART 1
0D
Tests (in local loopback mode) both serial channels of DUART
circuitry that supports stations and redundancy links.
Unused
0E - 0F
—
Group Test 1
10
Executes tests 01 through 0F.
I/O Expander Bus Test
1
11
MFP module performs status read and verifies the IMDSO05
module (address 15) responds over I/O expander bus.
IMDSO05 LEDs count successful tests.
I/O Expander Bus Test IRQ3
Test
12
MFP module enables an interrupt level 3 and then writes a
value to the I/O expander bus to initiate an interrupt
SAC/DCS Link
13/23
Two MFP modules transmit and receive messages from each
other over TU/TM redundancy link. Primary module test is 13.
Backup module test is 23.
Redundancy Link
14/24
Two MFP modules transmit and receive messages from each
other over TU/TM or NKMP03 redundancy link. Primary mod-
ule test is 14. Backup module test is 24.
Unused
15 - 1F
—
Group Test 2
20
Executes tests 00 through 1F.
Null Test
21
Always passes.
IISAC01 and Redundancy Link
Backup
22
Displays running count of bytes received by secondary MFP
module when primary MFP module is executing test 20.
I/O Expander Bus Assassin Cir-
cuit Halt Test
2
25
Arms assassin circuit and allows I/O expander bus clock to
stall.
NVRAM retention - data
storage
2
26
Stores known data pattern in NVRAM memory.
NVRAM retention - data check
27
Verifies NVRAM memory holds data pattern stored in test 26.
NVRAM write lock
2
28
Verifies NVRAM memory write can be deleted when they are
inhibited.
Stop pushbutton
2
29
Verifies proper pushbutton operation. A level 1 interrupt
should occur when the pushbutton is pressed once.
NOTES:
1.Requires the IMDSM05 module. Refer to Table
2. These test are not continuous.
Table 5-8. Diagnostic Tests
(continued)
Test Name
Test ID
Description