AXIOMTEK SBC8243, Руководство пользователя

Страница: 28 / 94

SBC8243 All-in-One Half-size CPU Card Series User’s Manual
Hardware Description
CN5: Flat Panel Connector Pin Assignment
Pin Description Pin Description
1
No connector
2
+12V
3
GND
4
GND
5
VDDM
6
VDDM
7
ENAVEE
8
GND
9
P0
10
P1
11
P2
12
P3
13
P4
14
P5
15
P6
16
P7
17
P8
18
P9
19
P10
20
P11
21
P12
22
P13
23
P14
24
P15
25
P16
26
P17
27
P18
28
P19
29
P20
30
P21
31
P22
32
P23
33
GND
34
GND
35
SHFCLK
36
FLM
37
M
38
LP
39
GND
40
ENABKL
41
GND
42
–SHFCLK
43
VDDM
44
VDDM
)" !!
Name Description
P0~P23
Flat panel data output
ENABKL
Activity Indicator and Enable Backlight outputs
SHFCLK
Shift clock. Pixel clock for flat panel data
M
M signal for panel AC drive control
LP
Latch pulse. Flat panel equivalent of HSYNC
FLM
First line marker. Flat panel equivalent of VSYNC
+12V
+12V power from PC power supply
ENAVEE
Power sequencing controls for panel LCD bias volt
–SHFCLK
the inverter signal of SHFCLK
VDDM
3.3V or 5V selected by JP6