Avnet UltraZed Series, Схема подключения, Страница: 5 / 17

1
1
2
2
3
3
4
4
5
5
6
6
D D
C C
B B
A A
Avnet Engineering Services
Project Name:
Size:
PCB Rev:
Sheet Title:
Date:
Sheet:
of
11/9/2016
5
SCH-US1CAR
1 02
Variant:
17
Doc Num:
05 -uSD, MAC, GiGE.SchDoc
B
UltraZed IO Carrier Card
Time:
1:51:53 PM
BOM:
01
10/100/1000
C31
0.1uF
C32
0.1uF
C33
0.1uF
C34
0.1uF
L829-1J1T-43
GUIDE
20
GUIDE
21
TRD3-
2
TRD3+
3
TRD2+
4
TRD2-
5
TRCT2
6
TRD4+
8
TRD4-
9
TRD1-
10
D4
13
D2
17
D3
14
D0
16
RJ-1
RJ-2
RJ-3
RJ-4
RJ-5
RJ-6
RJ-7
RJ-8
TRP1+
TRP1-
TRD1+
11
TRP2+
TRP3-
TRP2+
TRP3-
TRP4+
TRP4-
TRCT3
1
TRCT4
7
Y
G
TRCT1
12
RJ-45
D1
15
O
SHIELD
18
SHIELD
19
J5
SH_GND3
0 R44
GND
SOM Gb ETH
GND
GND
MICRO SD CARD
GND
0 R35
DAT2
P1
CD/DAT3
P2
CMD
P3
VDD
P4
CLK
P5
VSS
P6
DAT0
P7
DAT1
P8
DET
G4
POL
G3
GND
G1
GND
G2
J4
5025700893
SH_GND2
0 R37
4.99K R36
4.99K
R33
C25
0.1uF
40.2 R34
24AA025E48T-I/OT
A0
5
SCL
1
VCC
6
A1
4
VSS
2
SDA
3
U5
MAC ID - EEPROM
GND
C30
0.1uF
GND
3
2
1
JT1
RES 4.7K OHM 1/16W 1% 0402 SMD
GND
A0
3
2
1
JT2
RES 4.7K OHM 1/16W 1% 0402 SMD
GND
A1
A0
A1
ADDR: 0xA2
ETH_PHY_LED0 10[2B]
ETH_MD1_P 10[2C]
ETH_MD1_N 10[2C]
ETH_MD3_P 10[2C]
ETH_MD3_N 10[2C]
ETH_PHY_LED1 10[3B]
ETH_MD2_P 10[3C]
ETH_MD2_N 10[3C]
ETH_MD4_P 10[3C]
ETH_MD4_N 10[3C]
+3.3V
+3.3V
+3.3V
MIO_44 10[2C]
MIO_46 10[2C]
MIO_48 10[2C]
MIO_50 10[2C]
MIO_45 10[3C]
MIO_47 10[3C]
MIO_49 10[3C]
MIO_51 10[3C]
4.99K
R32
+3.3V
5-146280-2
1
2
JP2
GND
MMBT3904LT1G
3
1
2
B
C
E
Q1
100K R38
GND
240 R39
MMBT3904LT1G
3
1
2
B
C E
Q2
240 R42
100K
R43
GND
1.00K
R40
1.00K
R41
CC_SDA 10[2B], 4[2B]
CC_SCL 10[3B], 4[2B]
678005005
GND
1
TX_P
2
TX_N
3
GND
4
RX_N
5
RX_P
6
GND
7
J3
CONN HEADER 7POS VERT SMD 15GOLD
SATA INTERFACE
C26
0.1uF
C27
0.1uF
GND
GND
GND
C29
0.1uF
C28
0.1uF
C35
0.1uF
uSD, MAC, GiGE, SATA I/F
+VCCO_1V8 +VCCO_1V8
+VCCO_1V8
+VCCO_1V8
GTR_TX1_P 10[2B]
GTR_TX1_N 10[2B]
GTR_RX1_P 10[3B]
GTR_RX1_N 10[3B]
CC_INT_N 10[3C]
10.00K
R85
TP1
+VCCO_1V8
(SD_WP)
(SD_D2)
(SD_D3)
(SD_CMD)
(SD_CLK)
(SD_D1)
(SD_D0)
(SD_CD)
TX_P
TX_N
RX_N
RX_P
R190
499
Layout Note:
SATA: GSSG on caps.
100 ohm +/- 15% diff routing.
Layout Note:
Ensure a 50pS-200pS skew between
CMD/Data and CLK.
Place R34 within 100 mils.