background image

User Guide

EVAL-ADMV8526

EVALUATION BOARD SOFTWARE

analog.com

Rev. 0 | 7 of 17

Table 1. ADMV8526 Chip Plug-In Label Functions (See 

Figure 7

)

Label

Function

D

The displayed block diagram section shows the capacitor codes for the filter. While in 

SPI Write

 mode, any changes to the WR registers automatically triggers

a read operation of the 

READBACK

 registers, so that this section always reflects the actual hardware.

E

The 

Filter Settings

 section shows several controls for configuring the filter. Depending upon if 

INTERPOLATE

 is enabled, various controls can be visible.

When 

INTERPOLATE

 is enabled (as shown 

Figure 7

), the following controls are visible:

FC_LOAD Value:

 this numeric up and down box (0 to 255) is used to set the desired center frequency value. Note that this is a unitless quantity, where a 0

corresponds to the lowest center frequency, and 255 corresponds to the highest center frequency.

Requested FC:

 enter in a requested center frequency in this text box. The value entered is used to compute the closest 

FC_LOAD Value

 for that frequency of

operation.

Anticipated FC:

 this text box is an estimation of the operating center frequency based upon the 

FC_LOAD Value

.

INTERPOLATE:

 this check box enables the interpolation functionality on the chip.

When 

INTERPOLATE

 is disabled (not shown in 

Figure 7

), the following controls are visible:

FC_LOAD Value:

 this numeric up and down box (0 to 255) is used to set the desired center frequency capacitor code.

BW_LOAD Value:

 this numeric up and down box (0 to 255) is used to set the desired bandwidth capacitor code.

MATCH_LOAD Value:

 this numeric up and down box (0 to 255) is used to set the desired input and output match capacitor code.

INTERPOLATE:

 this check box enables the interpolation functionality on the chip.

READBACK Values to Filter Settings:

 this button is available when interpolation is disabled. Click this button to populate the read back values from the

hardware into the FC_LOAD, BW_LOAD, and MATCH_LOAD values.

F

The 

Display

 section determines the actively selected SPI write or LUT number. This section includes the following:

Mode:

 use the drop-down menu to select either write or LUT display mode. When the display mode is set to write, then the 

Filter Settings

 section updates the

WR registers.

LUT:

 when the 

Mode

 is set to 

LUT

, scroll up and down to set the LUT number (0 to 31) that is currently being configured and displayed in the 

Filter Settings

section. Changing to the LUT number automatically changes the 

Mode

 to 

LUT

.

G

Use the 

Logic Pins

 section to toggle the SDP-S logic pins, which are connected to the logic pins on the 

ADMV8526

 chip. This section includes the following:

RSTB:

 clear the check box to bring the ADMV8526 RST pin low, which holds the chip in reset. Select the check box again to bring the chip out of reset.

SFL:

 select the check box to bring the ADMV8526 SFL pin high, which places the chip in SFL mode. This action also toggles the on-board 

ADG749BKSZ

switch connected to the ADMV8526 CS pin (see 

Figure 12

). While in SFL mode, the ADMV8526 CS pin is connected to the SDP-S logic pin, CSB_AUX, and

normal SPI transactions are disallowed.

CSB_AUX:

 this pin is only available in SFL mode. Selecting the check box brings the CSB_AUX pin high, which advances the internal state machine pointer

to the next LUT. If an external waveform generator is connected to the CSB_EXT port on the ADMV8526-EVALZ, the CSB_AUX pin has no effect, and the

CSB_EXT port takes precedence.

H

Click 

Proceed to Memory Map

 to open the 

ADMV8526 Memory Map

 (see 

Figure 8

)

J1

All changes, except those made within the 

CONFIGURATION

 section, do not take effect until clicking 

Apply Changes.

 If 

Auto Apply

 is highlighted in the

ADMV8526 Board

 tab (see 

Figure 5

), the 

Apply Changes

 feature continuously runs every few seconds, and users do not have to click the 

Apply Changes

 to

apply or read back the block diagram settings.

J2

To read back all of the SPI registers of the chip, click 

Read All

.

J3

Click 

Reset Chip

 to reset the chip.

J4

Click 

Diff

 to show registers that are different on the chip.

J5

Click 

Software Defaults

 to restore the software defaults to the chip, and then click 

Apply Changes

. The software defaults for the ADMV8526 registers are

zero, except for Register 0x011, which is set to 0x7F, and the interpolation coefficients in Register 0x300 to Register 0x30F.

J6

Click 

Memory Map Side-By-Side

 to enable the side by side memory map view.

K

Click 

Interpolation Coefficients

 to open the subdiagram for displaying and editing the interpolation coefficients (see 

Figure 9

). The interpolation coefficients

can be changed to calibrate the center frequency and/or change the desired operating bandwidth of the filter. Once the 

Interpolation Coefficients

 subdiagram

is visible, an additional button, 

Calibration

, is available. Click 

Calibration

 to open the additional subdiagram (see 

Figure 10

) for performing the recommended

calibration sequence. Refer to the ADMV8526 data sheet theory of operations section for guidance on editing the interpolation coefficients.

Содержание EVAL-ADMV8526

Страница 1: ...EVALZ incorporates the ADMV8526 chip as well as a negative voltage generator low dropout LDO regulators and an interface to the EVAL SDP CS1Z SDP S system demonstration platform SDP to allow simple and efficient evaluation The negative voltage genera tor and LDO regulators allow the ADMV8526 to be powered by either the 5 V USB supply voltage from the PC via the SDP S or by using two external power...

Страница 2: ...ware ADMV8526 Plug Ins and Drivers 4 Plug In Overview 5 Plug In Details 6 Performing Evaluation 10 ADMV8526 EVALZ Quick Start 10 Network Analyzer Settings 10 CSV Files 10 Automatic Chip Reset 11 Manual Chip Reset 11 Loss of Board Communication 11 Regulator Bypass 11 Plug In SPI Register Controller 11 Evaluation Board Schematics and Artwork 12 ADMV8526 EVALZ 12 Ordering Information 16 Bill of Mater...

Страница 3: ...O regulators Alternatively the ADMV8526 EVALZ can be powered externally by sliding the S1 switch to select EXT and then connecting the power supplies to the VPOS and VNEG Subminiature Version A SMA ports or test points The applicable voltage range for the positive input VPOS is between 3 5 V and 5 5 V and the applicable voltage range for the negative input VNEG is between 5 5 V and 2 7 V Figure 2 ...

Страница 4: ...rsion take the following steps to install the updated ACE software 1 Uninstall the current version of the ACE software on the PC 2 Delete the ACE folders found in C ProgramData Analog Devi ces and C ProgramData x86 Analog Devices 3 Install the latest version of the ACE software During installa tion ensure that the Net 40 Client SDP Drivers the LRF Drivers installations are checked off as well see ...

Страница 5: ...ADMV8526 chip plug in view includes the following feature sections see Table 1 for additional information on these sections The CONFIGURATION section load from csv The Logic Pins section The SFL Settings section The chip Status section The Display controls section The Filter Settings section The ACE software provides a simple tutorial for testing the ADMV8526 For a more customized and detailed imp...

Страница 6: ...gs for the initial setup Apply click this button to apply the settings to the chip Note that clicking Apply Changes J1 does not update the changes in this section In addition at startup the main diagram user controls cannot be updated until the Apply button is clicked at least once Restore Software Defaults click this button to zero out the CONFIGURATION section before loading a different csv file...

Страница 7: ...ettings section Changing to the LUT number automatically changes the Mode to LUT G Use the Logic Pins section to toggle the SDP S logic pins which are connected to the logic pins on the ADMV8526 chip This section includes the following RSTB clear the check box to bring the ADMV8526 RST pin low which holds the chip in reset Select the check box again to bring the chip out of reset SFL select the ch...

Страница 8: ...User Guide EVAL ADMV8526 EVALUATION BOARD SOFTWARE analog com Rev 0 8 of 17 Figure 8 ADMV8526 Memory Map in the ACE Software Figure 9 Interpolation Coefficients Subdiagram in the ACE Software ...

Страница 9: ...User Guide EVAL ADMV8526 EVALUATION BOARD SOFTWARE analog com Rev 0 9 of 17 Figure 10 Coefficient Calibration Subdiagram in the ACE Software ...

Страница 10: ...the ADMV8526 Board plug in view and one is the ADMV8526 chip plug in view 7 Use the CONFIGURATION section see Figure 11 in the ACE software to initialize the chip By default the ADMV8526_Co efficients_Bandwidth_Nominal csv file is loaded into this sec tion Click Apply to send the default settings to the chip and to allow the main diagram user controls to become editable NETWORK ANALYZER SETTINGS W...

Страница 11: ...m the PC via the SDP S By default the provisional 2 5 V LDO regulator U3 is not installed because the ADMV8526 has a built in LDO regulator for that supply voltage The other two on board LDO regulators U2 and U5 provide the necessary supply voltages of 3 3 V and 2 5 V respectively If desired these two LDO regulators can be bypassed by removing the 0 Ω resistors R23 and R32 from the ADMV8526 EVALZ ...

Страница 12: ...User Guide EVAL ADMV8526 EVALUATION BOARD SCHEMATICS AND ARTWORK analog com Rev 0 12 of 17 ADMV8526 EVALZ Figure 12 ADMV8526 EVALZ Schematic Page 1 ...

Страница 13: ...User Guide EVAL ADMV8526 EVALUATION BOARD SCHEMATICS AND ARTWORK analog com Rev 0 13 of 17 Figure 13 ADMV8526 EVALZ Schematic Page 2 ...

Страница 14: ...User Guide EVAL ADMV8526 EVALUATION BOARD SCHEMATICS AND ARTWORK analog com Rev 0 14 of 17 Figure 14 ADMV8526 EVALZ Layer 1 Figure 15 ADMV8526 EVALZ Layer 2 ...

Страница 15: ...User Guide EVAL ADMV8526 EVALUATION BOARD SCHEMATICS AND ARTWORK analog com Rev 0 15 of 17 Figure 16 ADMV8526 EVALZ Layer 3 Figure 17 ADMV8526 EVALZ Layer 4 ...

Страница 16: ...0 W 1 0402 Panasonic ERJ 2RKF33R0X 11 R21 to R24 R28 to R34 Resistors 0 Ω 1 16 W 0402 Stackpole RMCF0402ZT0R00 2 R53 R54 Resistors 100 kΩ 1 16 W 5 0402 Yageo RC0402JR 07100KL 1 R61 Resistor 29 4 kΩ 1 10 W 1 0402 Panasonic ERJ 2RKF2942X 1 R71 Resistor 24 9 kΩ 1 10 W 1 0402 Panasonic ERJ 2RKF2492X 1 R81 Resistor 49 9 Ω 1 10 W 1 0402 Panasonic ERJ 2RKF49R9X 1 R91 Resistor 750 Ω 1 16 W 5 0402 Panasoni...

Страница 17: ...agrees to promptly return the Evaluation Board to ADI ADDITIONAL RESTRICTIONS Customer may not disassemble decompile or reverse engineer chips on the Evaluation Board Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board including but not limited to soldering or any other activity that affects the material content of the Evaluation B...

Отзывы: