background image

User Guide

EVAL-ADMV8526

EVALUATION BOARD SOFTWARE

analog.com

Rev. 0 | 6 of 17

PLUG-IN DETAILS

The full screen 

ADMV8526

 chip plug-in with labels is shown in

Figure 7

. The labels correspond to items listed in 

Table 1

, which

describes the functionality of each section. For additional detailed

programming, refer to the ADMV8526 data sheet.

Figure 7. ADMV8526 Chip Plug-In with Labels

Table 1. ADMV8526 Chip Plug-In Label Functions (See 

Figure 7

)

Label

Function

A

Use the 

CONFIGURATION

 section to initialize the ADMV8526-EVALZ.

Load Settings from CSV:

 click the 

 button to select which .csv file to load into the 

CONFIGURATION

 section.

Check to Load Settings:

 once a file is selected, select this check box to load the .csv file contents into the 

CONFIGURATION

 section. Note that a check mark

does not appear when the check box is selected.

Filter Configuration:

 select the configuration settings for enabling or disabling the interpolation function.

WR Grouping:

 select the write (WR) grouping settings for SPI write mode.

SFL Settings:

 select the SPI fast latch (SFL) settings that are used when the chip is placed into the SPI fast latch mode.

Lookup Table 0 to 15:

 define the configuration for lookup table (LUT)0 to LUT15.

Lookup Table 16 to 31: 

define the configuration for LUT16 to LUT31.

Coefficients:

 define the interpolation coefficients.

Summary:

 click this button to review the settings for the initial setup.

Apply

: click this button to apply the settings to the chip. Note that clicking 

Apply Changes

 (J1) does not update the changes in this section. In addition, at

startup, the main diagram user controls cannot be updated until the 

Apply

 button is clicked at least once.

Restore Software Defaults:

 click this button to zero out the 

CONFIGURATION

 section before loading a different .csv file.

B

Use the 

SFL Settings

 section to configure the SPI fast latch settings on the chip when in the SFL mode. Refer to the ADMV8526 data sheet for more

information regarding the internal state machine and SFL mode functionality. This section includes the following:

FAST_LATCH_STATE:

 this value is the next state of the internal state machine pointer (read only).

FAST_LATCH_START:

 this value determines the start location within the internal state machine.

FAST_LATCH_STOP:

 this value determines the stop location within the internal state machine.

FAST_LATCH_DIRECTION:

 this bit determines the direction that the internal state machine advances for each rising edge of the CS pin when in SFL mode.

C

The 

Status

 section includes the following:

Mode:

 when the SFL pin is low, the mode is 

SPI Write

. When the SFL pin is high, the mode is 

SPI Fast Latch

, and the chip uses the LUT.

CSB_AUX Count:

 when in SFL mode, this field displays the number of times the 

SDP-S

 logic pin, CSB_AUX, was toggled.

Message:

 upon entering SFL mode, the 

Message

 field displays 

Waiting for CSB

. Once the CSB_AUX pin is toggled, the 

Message

 field displays the current

LUT number followed by the next LUT number.

Содержание EVAL-ADMV8526

Страница 1: ...EVALZ incorporates the ADMV8526 chip as well as a negative voltage generator low dropout LDO regulators and an interface to the EVAL SDP CS1Z SDP S system demonstration platform SDP to allow simple and efficient evaluation The negative voltage genera tor and LDO regulators allow the ADMV8526 to be powered by either the 5 V USB supply voltage from the PC via the SDP S or by using two external power...

Страница 2: ...ware ADMV8526 Plug Ins and Drivers 4 Plug In Overview 5 Plug In Details 6 Performing Evaluation 10 ADMV8526 EVALZ Quick Start 10 Network Analyzer Settings 10 CSV Files 10 Automatic Chip Reset 11 Manual Chip Reset 11 Loss of Board Communication 11 Regulator Bypass 11 Plug In SPI Register Controller 11 Evaluation Board Schematics and Artwork 12 ADMV8526 EVALZ 12 Ordering Information 16 Bill of Mater...

Страница 3: ...O regulators Alternatively the ADMV8526 EVALZ can be powered externally by sliding the S1 switch to select EXT and then connecting the power supplies to the VPOS and VNEG Subminiature Version A SMA ports or test points The applicable voltage range for the positive input VPOS is between 3 5 V and 5 5 V and the applicable voltage range for the negative input VNEG is between 5 5 V and 2 7 V Figure 2 ...

Страница 4: ...rsion take the following steps to install the updated ACE software 1 Uninstall the current version of the ACE software on the PC 2 Delete the ACE folders found in C ProgramData Analog Devi ces and C ProgramData x86 Analog Devices 3 Install the latest version of the ACE software During installa tion ensure that the Net 40 Client SDP Drivers the LRF Drivers installations are checked off as well see ...

Страница 5: ...ADMV8526 chip plug in view includes the following feature sections see Table 1 for additional information on these sections The CONFIGURATION section load from csv The Logic Pins section The SFL Settings section The chip Status section The Display controls section The Filter Settings section The ACE software provides a simple tutorial for testing the ADMV8526 For a more customized and detailed imp...

Страница 6: ...gs for the initial setup Apply click this button to apply the settings to the chip Note that clicking Apply Changes J1 does not update the changes in this section In addition at startup the main diagram user controls cannot be updated until the Apply button is clicked at least once Restore Software Defaults click this button to zero out the CONFIGURATION section before loading a different csv file...

Страница 7: ...ettings section Changing to the LUT number automatically changes the Mode to LUT G Use the Logic Pins section to toggle the SDP S logic pins which are connected to the logic pins on the ADMV8526 chip This section includes the following RSTB clear the check box to bring the ADMV8526 RST pin low which holds the chip in reset Select the check box again to bring the chip out of reset SFL select the ch...

Страница 8: ...User Guide EVAL ADMV8526 EVALUATION BOARD SOFTWARE analog com Rev 0 8 of 17 Figure 8 ADMV8526 Memory Map in the ACE Software Figure 9 Interpolation Coefficients Subdiagram in the ACE Software ...

Страница 9: ...User Guide EVAL ADMV8526 EVALUATION BOARD SOFTWARE analog com Rev 0 9 of 17 Figure 10 Coefficient Calibration Subdiagram in the ACE Software ...

Страница 10: ...the ADMV8526 Board plug in view and one is the ADMV8526 chip plug in view 7 Use the CONFIGURATION section see Figure 11 in the ACE software to initialize the chip By default the ADMV8526_Co efficients_Bandwidth_Nominal csv file is loaded into this sec tion Click Apply to send the default settings to the chip and to allow the main diagram user controls to become editable NETWORK ANALYZER SETTINGS W...

Страница 11: ...m the PC via the SDP S By default the provisional 2 5 V LDO regulator U3 is not installed because the ADMV8526 has a built in LDO regulator for that supply voltage The other two on board LDO regulators U2 and U5 provide the necessary supply voltages of 3 3 V and 2 5 V respectively If desired these two LDO regulators can be bypassed by removing the 0 Ω resistors R23 and R32 from the ADMV8526 EVALZ ...

Страница 12: ...User Guide EVAL ADMV8526 EVALUATION BOARD SCHEMATICS AND ARTWORK analog com Rev 0 12 of 17 ADMV8526 EVALZ Figure 12 ADMV8526 EVALZ Schematic Page 1 ...

Страница 13: ...User Guide EVAL ADMV8526 EVALUATION BOARD SCHEMATICS AND ARTWORK analog com Rev 0 13 of 17 Figure 13 ADMV8526 EVALZ Schematic Page 2 ...

Страница 14: ...User Guide EVAL ADMV8526 EVALUATION BOARD SCHEMATICS AND ARTWORK analog com Rev 0 14 of 17 Figure 14 ADMV8526 EVALZ Layer 1 Figure 15 ADMV8526 EVALZ Layer 2 ...

Страница 15: ...User Guide EVAL ADMV8526 EVALUATION BOARD SCHEMATICS AND ARTWORK analog com Rev 0 15 of 17 Figure 16 ADMV8526 EVALZ Layer 3 Figure 17 ADMV8526 EVALZ Layer 4 ...

Страница 16: ...0 W 1 0402 Panasonic ERJ 2RKF33R0X 11 R21 to R24 R28 to R34 Resistors 0 Ω 1 16 W 0402 Stackpole RMCF0402ZT0R00 2 R53 R54 Resistors 100 kΩ 1 16 W 5 0402 Yageo RC0402JR 07100KL 1 R61 Resistor 29 4 kΩ 1 10 W 1 0402 Panasonic ERJ 2RKF2942X 1 R71 Resistor 24 9 kΩ 1 10 W 1 0402 Panasonic ERJ 2RKF2492X 1 R81 Resistor 49 9 Ω 1 10 W 1 0402 Panasonic ERJ 2RKF49R9X 1 R91 Resistor 750 Ω 1 16 W 5 0402 Panasoni...

Страница 17: ...agrees to promptly return the Evaluation Board to ADI ADDITIONAL RESTRICTIONS Customer may not disassemble decompile or reverse engineer chips on the Evaluation Board Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board including but not limited to soldering or any other activity that affects the material content of the Evaluation B...

Отзывы: