ADMV8913-EVALZ
Evaluation Board User Guide
UG-1952
Rev. 0 | Page 3 of 17
EVALUATION BOARD HARDWARE
The ADMV8913-EVALZ has the
ADMV8913
chip on board.
The ADMV8913-EVALZ also includes a negative voltage
generator and three LDO regulators to provide the necessary
supply voltages for the chip. The regulators can be entirely
powered by the 5 V USB supply voltage from the PC via the
SDP-S
.
To power the ADMV8913-EVALZ using the 5 V USB supply,
slide the S1 switch down (as shown in Figure 2) to power the
on-board negative voltage generator and LDO regulators.
Alternatively, the ADMV8913-EVALZ can be powered externally
by sliding the S1 switch up and then connecting power supplies
to the VPOS and VNEG Subminiature Version A (SMA) ports
or test points. The applicable voltage range for the positive input
VPOS is between 3.5 V and 5.5 V, and the applicable voltage
range for the negative input VNEG is between −5.5 V and −2.7 V.
To set the filter state of the ADMV8913, there are two options,
serial mode and parallel mode. Slide the S2 switch down (as
shown in Figure 2) for serial mode and up for parallel mode.
The serial mode utilizes the
ACE
software and the SDP-S
controller to program the chip using a 4-wire SPI. The parallel
mode allows the filter to be programmed without software by
supplying logic states to the parallel logic input pins using the
P3 connector and then latching in that data by pressing the
CSB
Toggle S4
button.
Figure 2 shows an example lab bench setup for the ADMV8913-
EVALZ. To observe the filter response from the ADMV8913-
EVALZ, connect the RF1 and RF2 ports to a network analyzer
(or similar instrument). Typically, RF1 and RF2 are connected
to Port 1 and Port 2 on the network analyzer, as shown in
Figure 2.
S1
NETWORK ANALYZER
PORT 1
PORT 2
S2
S4
S3
26169-
002
Figure 2. Lab Bench Setup for the ADMV8913-EVALZ
Downloaded from
Downloaded from
Downloaded from
