background image

REV. 0

–9–

EVAL-AD9874EB

INIT

3_3V

U4

XC17S100XL

4

3

6

5

7

8

2

1

D2
GRN

CLK

DATA

GND

VCC1

VCC2

CE

OE/RESET

DIN

CCLK

DONE

C54
0.1

F

C24

330

DAT6

DAT0

DAT1

DAT2

DAT3

DAT4

2_50V

DAT8

DAT10

DAT11

DAT13

DAT14

DAT15

_WEN

_MRS

108

88

107

73

81

86

96

106

104

74

80

89

97

105

87

90

102

93

100

103

91

92

94

95

98

99

101

77

84

75

76

78

79

82

83

85

M2

WR_CLK

DAT12

DAT9

DAT7

DAT5

B4IO-VREF1

B4IO-4

VCCINT4

B4IO-6

B4IO-7

B4IO-8

B4IO-9

B4IO-3

B4IO-VREF2

B5IO-2

B5IO-4

GND6

B5IO-6

B5IO-VREF2

VCCINT3

GCK1

B5IO-1

B5IO-3

B5IO-7

B5IO-VREF1

VCCO-B5B4

B4IO-1

PWDN

VCCINT2

GND7

B4IO-5

B4IO-10

STATUS

M2

B5IO-5

B4IO-2

GND8

GND9

VCCO-B5

GCK0

VCCO-B6

3_3V

_FF

_PAF

_HF

_PAE

_EF

_REN

127

144

125

142

111

109

110

119

128

135

143

132

139

129

130

131

133

134

136

137

138

140

141

115

122

126

113

114

116

117

118

120

121

123

112

124

3_3V

2_50V

M2

3_3V

R45

10k

J4

6

5

4

3

2

1

TMS

B6IO-1

B6IO-10

B6IO-2

B6IO-3

B6IO-4

B6IO-5

B6IO-6

B6IO-7

B6IO-8

B6IO-9

B6IO-TRDY

B6IO-VREF1

B6IO-VREF2

B7IO-1

B7IO-2

B7IO-3

B7IO-4

B7IO-5

B7IO-6

B7IO-7

B7IO-8

B7IO-9

B7IO-IRDY

B7IO-VREF1

B7IO-VREF2

GND1

GND2

GND3

GND4

GND5

M0

M1

TMS

VCCINT1

VCCO-B7

VCCO-B7B6

TESTMON

SPARE

DOUTA_BUFF

DOUT_BUFF

CLKOUT_BUFF

FS_BUFF

DOUTB_BUFF

U3

XC2S100

R40

0

PD_IN_5V

PE_5V

PD_OUT_3V

_REQ

_RESET

PC_5V

FS

SYNCB

TDO

TCK

DONE

DOUT

U3

XC2S100

55

72

53

70

39

37

38

47

56

63

71

60

67

57

58

59

61

62

64

65

66

68

69

43

50

54

41

42

44

45

46

48

49

51

40

52

36

16

35

1

9

14

24

34

32

2

8

17

25

33

15

18

30

21

28

31

19

20

22

23

26

27

29

5

12

3

4

6

7

10

11

13

PD

PE

3_3V

DOUTA

DOUTB

2_50V

2_50V

PC

3_3V

INIT

CLKOUT

TDI

CCLK

DIN

_MRSCTR

B0IO-1

B0IO-2

B0IO-3

B0IO-4

B0IO-5

B0IO-6

B0IO-7

B0IO-VREF1

B0IO-VREF2

B1IO-1

B1IO-2

B1IO-3

B1IO-4

B1IO-5

B1IO-6

B1IO-7

B1IO-CS

B1IO-VREF1

B1IO-VREF2

B1IO-WRITE

GCK2

GCK3

GND13

GND14

GND15

GND16

TCK

TDI

TDO

VCCINT6

VCCINT7

VCCINT8

VCCO-B0

VCCO-B1

VCCO-B1B0

VCCO-B2

GND11

B2IO-5

B2IO-IRDY

B2IO-D3

B2IO-VREF1

B2IO-D2

GND12

B2IO-D1

B2IO-4

B2IO-VREF2

B3IO-TRDY

B2IO-1

B2IO-3

PROGRAM

B3IO-INT

B3IO-1

B3IO-VREF1

B3IO-2

B3IO-D6

GND10

B3IO-4

B3IO-VREF2

B3IO-D4

B3IO-D7

B3IO-D5

VCCO-B4

B3IO-3

B3IO-5

B2IO-2

D2IO-DOUT-BUSY

CCLK

B2IO-DIN-D0

VCCO-B3

VCCO-B3B2

DONE

VCCINT5

3_3V

TCK

TDO

TDI

TMS

J7

6

5

4

3

2

1

VCC

GND

TCK

TDO

TDI

TMS

JTAGCONN

36

37

72

1

144

109

108

73

XILINX

XC2S100

SPARTAN II

TQFP144

1

2

3

4

SW1

DGND; 5

RESET

3_3V

R54

10k

C97
0.1

F

C55
0.1

F

C85
0.1

F

C84
0.1

F

C68
0.1

F

2_50V

U3 DECOUPLING

C61
0.1

F

C59
0.1

F

C58
0.1

F

C56
0.1

F

2_50V

U3 DECOUPLING

C50
0.1

F

C51
0.1

F

C52
0.1

F

C53
0.1

F

3_3V

U3 DECOUPLING

C45
0.1

F

C47
0.1

F

C48
0.1

F

C49
0.1

F

3_3

U3 DECOUPLING

Figure 6c. FPGA

Содержание AD9874

Страница 1: ...gain amplifier a band pass analog to digital converter and a decimation filter with programmable decimation factor Auxiliary blocks include clock and LO synthesizers as well as a serial peripheral int...

Страница 2: ...R59 R60 Open and R62 0 or a differential signal via transformer T1 with R59 R60 0 and R62 Open The user can supply their own VCO module if the AD9874 s LO synthesizer is to be enabled The VCO module...

Страница 3: ...pe cable connector The user is required to purchase a SH68 68 D1 shielded interface cable National Instruments Part No 183432 01 and NI 6533 digital I O card www ni com pdf products us 2mhw332 333e pd...

Страница 4: ...ese jumpers TB4 allows the user to apply an unregulated 5 V supply to five voltage regulators that provide regulated supplies to the AD9874 by proper configuration of JP1 JP9 The voltage of these regu...

Страница 5: ...74_Eval_SW_090402 vi and click OK Note Analog Devices does not support modifications to any of the VIs contained in the ad9874_eval library Option 2 Loading the run time engine and running executable...

Страница 6: ...ibed in Table I of the AD9874 data sheet Note the default values will also appear on the bottom of the control panel display Done Clicking this button closes the AD9874_eval application Read Clicking...

Страница 7: ...ile with a time stamp for further evaluation Lastly the display window can be printed to a file or printer using the PRINT PANEL button located in the upper left hand corner Figure 5 Complex Output Si...

Страница 8: ...C25 100pF C23 100pF R18 100k C21 DNP VCM TP25 R47 0 C15 2 2nF TP2 TP1 TP11 TP10 C78 100pF C77 100pF MXOP MXON C43 DNP C22 180pF L2 10UH A B 1 2 3 JP22 R1 50 VDDI T2 6 S 5 4 P 1 2 3 ADT1 1WT R2 50 C38...

Страница 9: ...U3 XC2S100 R40 0 PD_IN_5V PE_5V PD_OUT_3V _REQ _RESET PC_5V FS SYNCB TDO TCK DONE DOUT U3 XC2S100 55 72 53 70 39 37 38 47 56 63 71 60 67 57 58 59 61 62 64 65 66 68 69 43 50 54 41 42 44 45 46 48 49 51...

Страница 10: ...A4 A5 A6 A7 A8 Y8 Y7 Y6 Y5 Y4 Y3 Y2 Y1 VCC G1 G2 VEE 5V R53 1k 5V RCLK WR_CLK _FF _EF _MRS U11 IDT72255LA 59 46 4 30 43 50 49 55 39 33 27 24 5 60 52 48 47 45 44 42 41 40 38 37 36 35 34 32 31 29 28 26...

Страница 11: ...INPUTS TB1 1 TB1 2 TB2 1 TB2 2 TP12 C57 10 F 16V TP7 TP35 TP36 TB4 1 TB3 1 TB3 2 TB4 2 D3 5V C75 10 F 16V F1 80MA F2 80MA D4 12V C76 10 F 16V VDIRECT VREGULATED TP13 DOUTB DOUTA 5V DOUT R22 DNP U5 8...

Страница 12: ...17 1 F U8 ADP3303A NC 1 2 3 14 13 12 9 6 5 4 8 7 11 10 IN1 IN2 GND OUT1 OUT2 FB SD ERR C71 1 F R29 91k C69 100pF JP17 JP19 R12 50k CW R28 65k VREGHD C70 1 F U9 ADP3303A NC 1 2 3 14 13 12 9 6 5 4 8 7 1...

Отзывы: