AMD Confidential
User Manual
September 12
h
, 2008
114
Chapter 7: Device Configuration
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
R15
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
ModeFlags
"
Data
="
00000001
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
EFlags
"
Data
="
0000000000000002
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
ES
"
Data
="
00000023
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
ESBase
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
ESLimit
"
Data
="
00000000FFFFFFFF
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
ESFlags
"
Data
="
00000CF3
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
CS
"
Data
="
00000008
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
CSBase
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
CSLimit
"
Data
="
00000000FFFFFFFF
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
CSFlags
"
Data
="
00000C9B
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
SS
"
Data
="
00000010
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
SSBase
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
SSLimit
"
Data
="
00000000FFFFFFFF
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
SSFlags
"
Data
="
00000C93
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
DS
"
Data
="
00000023
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
DSBase
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
DSLimit
"
Data
="
00000000FFFFFFFF
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
DSFlags
"
Data
="
00000CF3
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FS
"
Data
="
00000038
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FSBase
"
Data
="
000000007FFDE000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FSLimit
"
Data
="
0000000000000FFF
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FSFlags
"
Data
="
000004F3
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
GS
"
Data
="
00000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
GSBase
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
GSLimit
"
Data
="
000000000000FFFF
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
GSFlags
"
Data
="
00000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
LDTR
"
Data
="
00000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
LDTBase
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
LDTLimit
"
Data
="
000000000000FFFF
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
LDTFlags
"
Data
="
00000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
TR
"
Data
="
00000028
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
TSSBase
"
Data
="
0000000080042000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
TSSLimit
"
Data
="
00000000000020AB
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
TSSFlags
"
Data
="
00000089
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
IDTBase
"
Data
="
000000008003F400
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
IDTLimit
"
Data
="
00000000000007FF
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
GDTBase
"
Data
="
000000008003F000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
GDTLimit
"
Data
="
00000000000003FF
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
DR0
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
DR1
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
DR2
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
DR3
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
DR6
"
Data
="
00000000FFFF0FF0
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
DR7
"
Data
="
0000000000000400
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
CR0
"
Data
="
0000000080010031
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
CR2
"
Data
="
000000000000000C
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
CR3
"
Data
="
000000000043D000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
CR4
"
Data
="
00000000000006D9
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
CR8
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
SREG
"
Item
="
TSC
"
Data
="
00000000000000E3
" />
<
Init
Device
="
CPU0
"
Type
="
SREG
"
Item
="
M00000010
"
Data
="
00000000000000E3
" />
<
Init
Device
="
CPU0
"
Type
="
SREG
"
Item
="
MC0010111
"
Data
="
0000000001000000
" />
<
Init
Device
="
CPU0
"
Type
="
SREG
"
Item
="
MC0000080
"
Data
="
00000000
" />
<
Init
Device
="
CPU0
"
Type
="
SREG
"
Item
="
MC0000100
"
Data
="
000000007FFDE000
" />
<
Init
Device
="
CPU0
"
Type
="
SREG
"
Item
="
MC0000101
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
SREG
"
Item
="
MC0000102
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
SREG
"
Item
="
MC0011004
"
Data
="
000000008001350C
" />
<
Init
Device
="
CPU0
"
Type
="
SREG
"
Item
="
M000000FE
"
Data
="
0000000000000508
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FCW
"
Data
="
0000107F
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FSW
"
Data
="
00000020
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FTW
"
Data
="
0000FFFF
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FDS
"
Data
="
00000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FCS
"
Data
="
00000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FIP
"
Data
="
0000000000000000
" />
<
Init
Device
="
CPU0
"
Type
="
CPU
"
Item
="
FOP
"
Data
="
00000000
" />
Содержание SimNow Simulator 4.4.4
Страница 8: ......
Страница 12: ...AMD Confidential User Manual September 12h 2008 xii Figures...
Страница 42: ...AMD Confidential User Manual September 12h 2008 30 Chapter 3 Graphical User Interface...
Страница 146: ...AMD Confidential User Manual September 12h 2008 134 Chapter 7 Device Configuration This page is intentionally blank...
Страница 154: ...AMD Confidential User Manual September 12h 2008 142 Chapter 9 Logging This page is intentionally blank...
Страница 174: ...AMD Confidential User Manual September 12h 2008 162 Chapter 13 DiskTool This page is intentionally blank...
Страница 266: ...AMD Confidential User Manual September 12h 2008 254 Appendix A...