![Alinx AC7Z100B Скачать руководство пользователя страница 23](http://html1.mh-extra.com/html/alinx/ac7z100b/ac7z100b_user-manual_2897549023.webp)
ZYNQ FPGA Core Board AC7Z100B User Manual
23 / 32
www.alinx.com
by DCDC chip ETA8156. The VTT and VREF voltages of the DDR3 of the PS
section and the PL section are generated by U7, U10. In addition, the IO power
supply of BANK10 and BANK11 are generated by two-channel
SPX3819M5-3-3. Users can change the IO input and output of these two
BANKs to other voltage standards by replacing the LDO chip.
The functions of each power distribution are shown in the following table:
:
Power Supply
Function
+1.0V
ZYNQ PS and PL section Core Voltage
+1.8V
ZYNQ PS and PL partial auxiliary voltage
,
BANK501
,
BANK35
,
eMMC
+3.3V
ZYNQ Bank0,Bank500, QSIP FLASH, Clock Crystal
+1.5V
DDR3, ZYNQ Bank502, Bank33,Bank34
VCCIO12
ZYNQ Bank12
VCCIO13
ZYNQ Bank13
VREF, VTT
(
+0.75V
)
PS DDR3
,
PL DDR3
M1.0V)
ZYNQ Bank111, Bank112
M1.2V)
ZYNQ Bank111, Bank112
MGTVCCAUX
(
+1.8V
)
ZYNQ Bank111, Bank112
Because the power supply of the ZYNQ FPGA has the power-on
sequence requirements, in the circuit design, we have designed according to
the power requirements of the chip. The power-on sequence is
+1.0V->+1.8V->(+1.5 V, +3.3V, VCCIO12,VCCIO13) circuit design to ensure
the normal operation of the chip.