![Alinx AC7Z100B Скачать руководство пользователя страница 10](http://html1.mh-extra.com/html/alinx/ac7z100b/ac7z100b_user-manual_2897549010.webp)
ZYNQ FPGA Core Board AC7Z100B User Manual
10 / 32
www.alinx.com
Figure 3-2: The Schematic Part of DDR3 DRAM on the PL side
PS side DDR3 DRAM pin assignment:
Signal Name
ZYNQ Pin Name
ZYNQ Pin Number
PS_DDR3_DQS0_P
PS_DDR_DQS_P0_502
C26
PS_DDR3_DQS0_N
PS_DDR_DQS_N0_502
B26
PS_DDR3_DQS1_P
PS_DDR_DQS_P1_502
C29
PS_DDR3_DQS1_N
PS_DDR_DQS_N1_502
B29
PS_DDR3_DQS2_P
PS_DDR_DQS_P2_502
G29
PS_DDR3_DQS2_N
PS_DDR_DQS_N2_502
F29
PS_DDR3_DQS3_P
PS_DDR_DQS_P3_502
L28
PS_DDR3_DQS4_N
PS_DDR_DQS_N3_502
L29
PS_DDR3_D0
PS_DDR_DQ0_502
A25
PS_DDR3_D1
PS_DDR_DQ1_502
E25
PS_DDR3_D2
PS_DDR_DQ2_502
B27
PS_DDR3_D3
PS_DDR_DQ3_502
D25
PS_DDR3_D4
PS_DDR_DQ4_502
B25
PS_DDR3_D5
PS_DDR_DQ5_502
E26
PS_DDR3_D6
PS_DDR_DQ6_502
D26
PS_DDR3_D7
PS_DDR_DQ7_502
E27
PS_DDR3_D8
PS_DDR_DQ8_502
A29
PS_DDR3_D9
PS_DDR_DQ9_502
A27
PS_DDR3_D10
PS_DDR_DQ10_502
A30
PS_DDR3_D11
PS_DDR_DQ11_502
A28
PS_DDR3_D12
PS_DDR_DQ12_502
C28
PS_DDR3_D13
PS_DDR_DQ13_502
D30
PS_DDR3_D14
PS_DDR_DQ14_502
D28
PS_DDR3_D15
PS_DDR_DQ15_502
D29
PS_DDR3_D16
PS_DDR_DQ16_502
H27
PS_DDR3_D17
PS_DDR_DQ17_502
G27
PS_DDR3_D18
PS_DDR_DQ18_502
H28
PS_DDR3_D19
PS_DDR_DQ19_502
E28