![Alinx AC7Z100B Скачать руководство пользователя страница 15](http://html1.mh-extra.com/html/alinx/ac7z100b/ac7z100b_user-manual_2897549015.webp)
ZYNQ FPGA Core Board AC7Z100B User Manual
15 / 32
www.alinx.com
section of the ZYNQ chip. In the system design, the GPIO port functions of
these PS ports need to be configured as the QSPI FLASH interface. Figure 4-1
shows the QSPI Flash in the schematic.
Figure 4-1: QSPI Flash in the schematic
Configure chip pin assignments:
Signal Name
ZYNQ Pin Name
ZYNQ Pin Number
QSPI0_SCK
PS_MIO6_500
D24
QSPI0_CS
PS_MIO1_500
D23
QSPI0_D0
PS_MIO2_500
F23
QSPI0_D1
PS_MIO3_500
C23
QSPI0_D2
PS_MIO4_500
E23
QSPI0_D3
PS_MIO5_500
C24
QSPI1_SCK
PS_MIO9_500
A24
QSPI1_CS
PS_MIO0_500
F24
QSPI1_D0
PS_MIO10_500
E22
QSPI1_D1
PS_MIO11_500
A23
QSPI1_D2
PS_MIO12_500
E21
QSPI1_D3
PS_MIO13_500
F22