![AKM AKD4128A-A Скачать руководство пользователя страница 7](http://html1.mh-extra.com/html/akm/akd4128a-a/akd4128a-a_manual_2886263007.webp)
[AKD4128A-A]
[KM104301]
2010/09
- 7 -
(1)-2. When using all clocks are fed through the 10pin port
(1)-2-1. Setup the RX.
When using PORT1-4, nothing should be connected to J1-4 (COAX) and PORT6-9 (OPT).
(1)-2-2. Setup the IBICK1-4, ILRCK1-4 and SDTI1-4.
When using PORT1-4, nothing should be connected to J1-4 (COAX) and PORT6-9 (OPT).
IBICKx
SDTIx
ILRCKx
IMCLK-SEL
JP27
EXT
DSP1
DIR
2
6
5
*
"x" contains a number (1 - 4).
(1)-2-3. Setup the SDTI1, SDTI2, SDTI3 and SDTI4.
Select to input signal for SDTI1, SDTI2, SDTI3 and SDTI4 of AK4128A(U1).
(a). When using “Synchronous Mode”
(INAS pin = “L”)
. (Default)
SDTI1-SEL
JP5
Async hronous
Sync hronous
GND
SD TI2-SEL
JP6
Asynchronous
Sync hronous
GN D
SDTI3-SEL
J P7
Async hronous
Sync hronous
GND
SDTI4-SEL
J P8
As ynchronous
Sync hronous
GND
2
5
6
2
5
6
2
5
6
2
5
6
(b).When
using
“Asynchronous
Mode”
(INAS pin = “H”)
.
SDTI1-SEL
JP5
Async hronous
Sync hronous
GND
SD TI2-SEL
JP6
Asynchronous
Sync hronous
GN D
SDTI3-SEL
J P7
Async hronous
Sync hronous
GND
SDTI4-SEL
J P8
As ynchronous
Sync hronous
GND
2
5
6
2
5
6
2
5
6
2
5
6
(c).
Connect
to
GND.
SDTI1-SEL
JP5
Async hronous
Sync hronous
GND
SD TI2-SEL
JP6
Asynchronous
Sync hronous
GN D
SDTI3-SEL
J P7
Async hronous
Sync hronous
GND
SDTI4-SEL
J P8
As ynchronous
Sync hronous
GND
2
5
6
2
5
6
2
5
6
2
5
6
Содержание AKD4128A-A
Страница 49: ...AK4128A A Rev 0 部品面シルク図 AKD4128A A Rev 0 Evaluation Board ...
Страница 50: ...AK4128A A Rev 0 半田面シルク図 ...
Страница 51: ...AK4128A A Rev 0 部品面パターン図 ...
Страница 52: ...AK4128A A Rev 0 半田面パターン図 ...