AKM AKD4128A-A, Руководство пользователя

Страница: 18 / 52

[AKD4128A-A]
[KM104301] 2010/09
- 18 -
(2). Setup the AK4114 (U2,U3,U4,U5,U6)
(2)-1.
SW6(U2), SW7(U3), SW8(U4), SW9(U5) setting.
Upper-side is “H” and lower-side is “L”.
SW6
No.
Name ON (“H”) OFF (“L”) Default
1 DIR1-OCKS1 H
2 DIR1-OCKS0
Master Clock Frequency Setting
Refer to Table 17
L
3 DIR1-DIF0 24bit, I
2
S Compatible 24bit, Left justified L
Table 13. SW6 Setting
SW7
No.
Name ON (“H”) OFF (“L”) Default
1 DIR2-OCKS1 H
2 DIR2-OCKS0
Master Clock Frequency Setting
Refer to Table 17
L
3 DIR2-DIF0 24bit, I
2
S Compatible 24bit, Left justified L
Table 14. SW7 Setting
SW8
No.
Name ON (“H”) OFF (“L”) Default
1 DIR3-OCKS1 H
2 DIR3-OCKS0
Master Clock Frequency Setting
Refer to Table 17
L
3 DIR3-DIF0 24bit, I
2
S Compatible 24bit, Left justified L
Table 15. SW8 Setting
SW9
No.
Name ON (“H”) OFF (“L”) Default
1 DIR4-OCKS1 H
2 DIR4-OCKS0
Master Clock Frequency Setting
Refer to Table 17
L
3 DIR4-DIF0 24bit, I
2
S Compatible 24bit, Left justified L
Table 16. SW9 Setting
Mode OCKS1 pin OCKS0 pin MCKO1 fs (max)
0 L L 256fs 96 kHz
1 L H 256fs 96 kHz
2 H L 512fs 48 kHz (Default)
3 H H 128fs 192 kHz
Table 17. Master Clock Frequency Setting