
MIC-6311 User Manual
40
3.1
Module Management
The IPMI Baseboard Management Controller (BMC) located on the MIC-6311 is the
essential part of the Board. It acts as standard IPMI management controller. Main
tasks are module health (monitoring voltage and temperature sensors), payload state
management, information data storage and provision of several IPMI communication
interfaces.
3.2
IPMI Interfaces
The MIC-6311 provides three main IPMI messaging interfaces to connect to the mod-
ules BMC. These are the local IPMB bus (IPMB) for basic communication with other
modules in the Chassis, the LAN side band interface (RMCP/RMCP+) and the on-
board payload interface to x86 (KCS).
Figure 3.1 IPMI interfaces
3.2.1
IPMB
Basic IPMI connection of a BMC is the I2C based, serial IPMB interface routed to the
backplane connector. Once plugged in a backplane and supplied with management
power, the BMC discovers the slot connector Geographic Address (GA). The GA is
used to assign a unique IPMB address according to the slot number. With this IPMB
address, the BMC is able to communicate with other parts in the chassis.
The open source IPMI tool can be used to access the BMC via IPMB.
3.2.2
KCS
The Keyboard Controller Style (KCS) protocol is used as IPMI system interface con-
nection to the x86 part on MIC-6311. It’s based on the Low Pin Count (LPC) bus and
used as the local BMC interface to BIOS and the Operating System (OS) on the
Board. KCS is a fast IPMI interface compared to IPMB, but requires active payload.
IPMI driver support is needed to be able to use the IPMI tool from OS level via the
KCS BMC interface (refer to chapter H - Driver and Tools-). With a working IPMI
driver, the BMC can be easily accessed from OS via KCS. No interface parameters
are needed at all, to use the local onboard IPMI connection:
ipmitool <Command>
Management
Block
FPGA
BMC
I350
LAN Ctrl
x86
J1
IoL (NCSI)
KCS (LPC)
IPMB-0 (I2C)
Содержание MIC-6311
Страница 1: ...User Manual MIC 6311 OpenVPX CPU Blade with Intel 4th Core Processor ...
Страница 12: ...MIC 6311 User Manual xii ...
Страница 13: ...Chapter 1 1 Hardware Configuration This chapter describes how to configure the MIC 6311 hardware ...
Страница 28: ...MIC 6311 User Manual 16 ...
Страница 29: ...Chapter 2 2 AMI BIOS Setup This chapter describes how to configure the AMI BIOS ...
Страница 50: ...MIC 6311 User Manual 38 ...
Страница 51: ...Chapter 3 3 BMC Firmware Operation This chapter describes the BMC firmware features ...
Страница 70: ...MIC 6311 User Manual 58 ...
Страница 76: ...MIC 6311 User Manual 64 ...
Страница 77: ...Appendix A A Pin Assignments ...
Страница 86: ...MIC 6311 User Manual 74 ...
Страница 87: ...Appendix B B Programming the Watchdog Timer This appendix describes how to program the watchdog timer ...
Страница 89: ...Appendix C C FPGA This appendix describes the FPGA configuration ...
Страница 91: ...Appendix D D IO Controller List ...
Страница 93: ...Appendix E E Glossary ...
Страница 96: ...MIC 6311 User Manual 84 ...
Страница 97: ...Appendix F F BIOS Checkpoint ...
Страница 104: ...MIC 6311 User Manual 92 ...
Страница 105: ...Appendix G G IPMI PICMG Command Subset Supported by BMC ...
Страница 115: ...Appendix H H Driver Tools ...
Страница 117: ...105 MIC 6311 User Manual Appendix H Driver Tools ...