Advantech FWA-2112, Руководство пользователя

Страница: 39 / 40

29 ITA-5831 User Manual
Ap
pe
nd
ix A
G
los
sa
ry
PET Platform Event Trap
PHY Physical Layer Device
PICMG PCI Industrial Computer Manufacturers Group
QPI
Quick Path Interconnect. A cache-coherent, link-based inter -
connect specification for Intel Processors, chipsets, and I/O
bridge
RAID
Redundant Array of Inexpensive Disks or Redundant Array of
Independent Disks
RANK
A unit of DRAM corresponds to four to eight devices in parallel,
ignoring ECC. These devices are usually, but not always,
mounted on a single side of a DDR3 DIMM
RDIMM Registered dual In-line Memory Module
RGMII Reduced gigabit media independent interface
RTC Real Time Clock
Sandy Bridge-EP Processor Intel’s 32-nm processor design, follow-on to the 32-nm Sandy
Bridge processor design
SATA Serial ATA
SAS Serial Attached SCSI
SCI System Control Interrupt. Used in ACPI protocol
SDRAM Synchronous Dynamic Random Access Memory
SerDes Serializer and De-Serializer Circuit
SGMII Serialized Gigabit Media Independent Interface
SIU Serial I/O Unit
SIW Serial I/O and Watchdog Timer
SKU Stock Keeping Unit
SMBus
System Management Bus. A two-wire interface through which
various system components may communicate
SPD Serial Presence Detect
SPI Serial Peripheral Interface
TAC Thermal Averaging Constant
TBD To Be Defined
TDP Thermal Design Power
TPM Trusted Platform Module
Turbo Boost Technology
Intel Turbo Boost Technology is a way to run the processor
core faster than the marked frequency
UART Universal Asynchronous Receiver/Transmitter
UHCI Universal Host Controller Interface
USB Universal Serial Bus
USB DOM USB disk-on-module
QAT Intel® QuickAssist Technology