nanoX-EL User’s Guide
PICMG COM.0 R3.0
Page 37
Copyright © 2021 ADLINK Technology, Inc.
*Note : A pull-up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this
line low.
4.3.9
USB 3.x Extension
Name
Pin #
Description
I/O
PU / PD
Comment
USB_SSRX0-
US
A22
A23
Additional Receive signal differential pairs for the SuperSpeed USB
data path on USB0
I PCIE
AC coupled off module
USB_SSTX0-
US
B22
B23
Additional Transmit signal differential pairs for the SuperSpeed
USB data path on USB0
O PCIE
AC coupled on module
USB_SSRX1-
US
A25
A26
Additional Receive signal differential pairs for the SuperSpeed USB
data path on USB1
I PCIE
AC coupled off module
USB_SSTX1-
US
B25
B26
Additional Transmit signal differential pairs for the SuperSpeed
USB data path on USB1
O PCIE
AC coupled on module
4.3.9.1.
USB 3.x Extension Root Segmentation
Name
HSIO name on SOC
Comment
USB 0
HSIO 0
from XHCI controller
USB 1
HSIO 1
from XHCI controller