nanoX-EL User’s Guide
PICMG COM.0 R3.0
Page 28
Copyright © 2021 ADLINK Technology, Inc.
4.3.3
DDI0 Port
Name
Pin #
DisplayPort (DP)
HDMI
DDI
DDI0_PAIR0-
B71
B72
DP
DP0_LANE0-
TMDS
TMDS0_DATA2-
DDI
DDI0_PAIR1-
B73
B74
DP
DP0_LANE1-
TMDS
TMDS0_DATA1-
DDI
DDI0_PAIR2-
B75
B76
DP
DP0_LANE2-
TMDS
TMDS0_DATA0-
DDI
DDI0_PAIR3-
B81
B82
DP
DP0_LANE3-
TM
TMDS0_CLK-
DDI
DDI0_PAIR4-
B77
B78
-
-
DDI
DDI0_PAIR5-
B91
B92
-
-
DDI
DDI0_PAIR6-
B93
B94
-
-
DDI0_HPD
B89
DP0_HPD
HDMI0_HPD
DDI0_CTRL
B98
HMDI0_CTRLCLK
DDI0_CTRLCLK_AUX-
B99
DP0_AUX-
HMDI0_CTRLDATA
DDI0_DDC_AUX_SEL
B95
DDI0_DDC_AUX_SEL
DDI0_DDC_AUX_SEL
Note: Dual Mode (HDMI and DisplayPort on the same pins) implementations may be realized. This is desirable for SoCs that natively implement
this capability. With such SoCs, the primary Dual Mode implementation challenge is that the HDMI_CTRL_DAT and HDMI_CTRL_CK lines are DC
coupled, but the /- pair must be AC coupled. A set of FET switches may be used to resolve this problem. The FET gates can be
controlled by the AUX_SEL pin function.