Actel Core1553 Скачать руководство пользователя страница 29 | Manualshive

Страница: 29 / 38

Actel Core1553 Скачать руководство пользователя страница 29

29

A – Programming the Fusion FPGA on M1AFS-ADV-

DEV-KIT

Follow these steps to program a design into the Fusion FPGA.

1. Connect the J1 pins on the Actel M1AFS-ADV-DEV-KIT board to the Actel low-cost

programming stick (

2. Connect one end of the USB mini B cable to the Actel programming stick and the other end

to the PC.

3. Connect one end of a 9 V power supply to the power input (Power1) on the M1AFS-ADV-

DEV-KIT board. Plug the supply into an electrical outlet.

Once the LCPS is recognized, the yellow ON LED will be solidly lit. If the PC prompts for the
location of the FlashPro3 drivers, browse to the FlashPro software installation folder
<FlashPro_Install_Loacation>/Drivers. Use the fp3b-cyusb.inf file if available (or fp3bload.inf
if not).

4. Launch the Actel FlashPro programming software. When using the FlashPro programming

software, the programmer selects FlashPro3. The programming stick is functionally
equivalent to a FlashPro programmer, but designed specifically for use with this Fusion
Embedded Development Kit.

5. Click the

New Project

button to create a new project. Set a user define project name and

location.

6. Click the

Configure Device

button.

7. In the

Device Configuration

window, browse and select the programming database (PDB)

file or STAPL (STP) file.

8. Once the programming database file is loaded, click the

PROGRAM

button to start

programming the Fusion FPGA. After successful programming, the programmer will show
the RUN PASSED message.

9. When the programming successfully completes, remove the LCPS, and press the system reset

button,

RSTN

, on the M1AFS-ADV-DEV-KIT to reset the system.

10. Verify that your design is working.

Figure A-1 •

Connect J1 Pins on M1AFS-ADV-DEV-KIT Board

«
...
27
28
29
30
31
...
»

Содержание Core1553

Страница 1: ...Core1553 Development Kit User s Guide...

Страница 2: ...ss for a particular purpose Information in this document is subject to change without notice Actel assumes no responsibility for any errors that may appear in this document This document contains conf...

Страница 3: ...Display 17 Script Mode Demonstration Design 19 Auto Mode Demonstration Design 22 Monitoring 1553B Message Traffic Using Silicon Explorer II 24 Interrupt Status Messages 25 Subaddresses 26 3 Modifying...

Страница 4: ......

Страница 5: ...Kit board and 1553 bus physical connections are included on the Core1553 Daughter Card which plugs directly onto the Fusion Advanced Development Kit board Once programmed the development board provide...

Страница 6: ...t file for testing the demo in script mode Designer_adb ADB file for the demonstration design RTL FPGA example design source files Note Core1553BRM source files are not provided in the CORE1553 Develo...

Страница 7: ...ion HyperTerminal or similar serial communication program PC system running Windows XP operating system or later FlashPro software v8 5 or later Optional Items Core1553BRM obfuscated or RTL license Li...

Страница 8: ......

Страница 9: ...h the SUMMITTM family of 1553B devices from Aeroflex The external memory block is used to store the received and transmitted data This memory can be internal or external to the FPGA depending upon the...

Страница 10: ...allel flash and SPI flash I2 C interface organic light emitting diode OLED Temperature diode potentiometer and pulse width modulation PWM circuit Mixed signal header for several daughter boards to be...

Страница 11: ...rmer Coupling Figure 1 4 on page 1 12 Both Bus A and Bus B Figure 1 3 Core1553 Daughter Card Table 1 Core1553 Daughter Card Components Component Part Number Manufacturer Location 1553B transceiver BU...

Страница 12: ...scribed in Table 1 1 Figure 1 4 Jumpers J5 and J7 Settings Table 1 1 Jumper JP11 and JP17 Settings Jumper Function Default Setting JP11 Jumper to select either external 3 3 V or 3 3 V provided through...

Страница 13: ...g Actel Silicon Explorer II hardware FPGA Design The demonstration design contained within the M1AFS1500 FPGA consists of the following blocks Two complete Core1553BRM cores 1553B bus interface Memory...

Страница 14: ...memory space Bus Arbiter This block allows the control sequencer block and the two Core1553BRM cores to access the internal bus Control Sequencer The control sequencer connects to the BRM CPU interfa...

Страница 15: ...h UART 2 Sets frame time to 0 75 seconds 3 RT to BC transfer SA 25 WC 9 RT to transmit the data from Data generator block 4 BC generates an interrupt 5 BC to RT transfer SA 2 WC 9 BC will transmit its...

Страница 16: ...M core will use in Qualification mode Switch 3 is the parity and 4 to 8 are the RT address LEDs There are twelve LEDs Figure 2 3 on the board used to indicate the status of the two BRM cores and the m...

Страница 17: ...give information regarding the core configuration This information is displayed in the following form Core1553BRM XYZZ The meaning of these codes depends upon the mode in which the core was powered u...

Страница 18: ...RM unit 1 to 1234h BRM1 R1 00 0000 1234 RETURN Display memory at location 0a00 BRM1 M 0a00 RETURN Set memory at location 0a00 of BRM unit 1 to value 1234h BRM1 M1 0a00 0000 1234 RETURN Note The system...

Страница 19: ...g the supply into an electrical outlet 3 Set the DIP switch at S1 to the default configuration of 00011010 Note These switches are wired to inputs of the FPGA so that open will correspond to logic 1 4...

Страница 20: ...indicates that bus loopback is enabled 00 indicates the remote terminal address is set to 00 Note If the display shows any other message check the DIP switch settings 3 Press ESC to enter command mod...

Страница 21: ...pleted correctly Figure 2 7 The HyperTerminal session will echo the commands sent to configure various register and memory settings At the end of the download the session will return to the prompt as...

Страница 22: ...by the control sequencer These 1553B messages can be monitored using an external bus monitor on Silicon Explorer Setting Up the Demonstration Design The Core1553BRM Development Kit boards come preprog...

Страница 23: ...ort in parentheses identifies the COM port assigned to this device Figure 2 10 If you do not see CP2102 you need to install the CP210x_Drivers driver Refer to Installing the M1AFS ADV DEV KIT Board US...

Страница 24: ...alyzer The next section will describes monitoring 1553B message using Silicon Explorer II but you can follow the similar steps when using the logic analyzer To monitor message traffic 1 If you do not...

Страница 25: ...from the Silicon Explorer software You should see Bus Activity on Bus A Figure 2 13 Interrupt Status Messages Core1553BRM will generate status messages of the format N IAW IIW MIW on HyperTerminal N I...

Страница 26: ...rds bus A This pattern repeats with the word count increasing on the third message Refer to the Interrupts section of the Core1553BRM Handbook for more information Subaddresses Subaddressing enables d...

Страница 27: ...m Refer to the Core1553BRM Handbook for more information Scripting High level command files created to control the core operation can be converted into log files by the verification testbench These lo...

Страница 28: ......

Страница 29: ...Launch the Actel FlashPro programming software When using the FlashPro programming software the programmer selects FlashPro3 The programming stick is functionally equivalent to a FlashPro programmer...

Страница 30: ......

Страница 31: ...UART interface schematic on the M1AFS ADV DEV KIT board With a USB driver properly installed and the correct COM port and communication settings selected you can use the HyperTerminal program to comm...

Страница 32: ......

Страница 33: ...omer Technical Support Center spends a great deal of time creating application notes and answers to FAQs So before you contact us please visit our online resources It is very likely we have already an...

Страница 34: ...information to a queue where the first available application engineer receives the data and returns your call The phone hours are from 7 00 a m to 6 00 p m Pacific Time Monday through Friday The Techn...

Страница 35: ...design 13 CORE1553 SA 5 Core15553 Development Kit Core1553 Daughter Card 11 Fusion Advanced Development Kit 10 customer service 33 D demonstration design Auto mode 22 Script mode 19 M M1AFS1500 5 M1A...

Страница 36: ...x 81 03 3445 7668 http jp actel com Actel Hong Kong Room 2107 China Resources Building 26 Harbour Road Wanchai Hong Kong Phone 852 2185 6460 Fax 852 2185 6488 www actel com cn Actel is the leader in l...

Страница 37: ...1 Fax 81 03 3445 7668 http jp actel com Actel Hong Kong Room 2107 China Resources Building 26 Harbour Road Wanchai Hong Kong Phone 852 2185 6460 Fax 852 2185 6488 www actel com cn Actel IGLOO Actel Fu...

Страница 38: ...275 ISO 9001 7 812 627 14 35 sales st electron ru 198099 19 100 331...

Отзывы:

Нет отзывов