Acer Q1VZC, Схематическая документация

Страница: 4 / 45

A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
PEG_ICOMPI and RCOMPO signals should be
shorted and routed
with - max length = 500 mils - typical
impedance = 43 mohms
PEG_ICOMPO signals should be routed with -
max length = 500 mils
- typical impedance = 14.5 mohms
eDP_COMPIO and ICOMPO signals
should be shorted near balls and
routed with typical impedance
<25 mohms
can't be left floating
,even if disable eDP function...
W=12mil L=500mil S=15mil
W=12mil L=500mil S=15mil
HR
HR
1.3G SA00005BH40(S IC AV8062701148901 SR0FK J1 1.3G ABO!) Celeron 867
Pentium 977 SA00005BJ50(S IC AV8062701147701 SR0FB J1 1.4G ABO!) 1.4G
C867@
P977@
SA00005BJ50
SA00005L5C0
I2467@ i5-2467M HR 1.6G SA00004X010(S IC AV8062701047504 SR0D6 J1 1.6G ABO!)
SA00004X010
I3317@ i5-3317U CR 1.7G SA00005K650(S IC AV8063801058002 QC9E L1 1.7G BGA)
SA00005K6B0
I3667@ i7-3667U CR 2G SA00005LA50(S IC AV8063801057405 QC9B L1 2G BGA 1023)
SA00005LAA0
SA000051H60
C877@
I3217@ i3-3217U CR 1.8G SA00005L530(S IC AV8063801058400 QC56 L0 1.8G ABO!)
I2367@ i3-2367M HR 1.4G SA000051H60( S IC AV8062701047904 SR0CV J1 1.4G ABO! )
P987@
P967@
HR
HR
HR
Celeron 877
Pentium 987
Pentium 967
1.4G
1.5G
1.3G
I2377@ i3-2377M HR 1.5G
I3427@ i5-3427U CR
I3517@ i7-3517U CR
1.8G
1.9G
SA00005QI40
SA00005QH50 SA000051J40 SA00005MX60
SA00005L9B0 SA00005K5B0
SA00005QI00( S IC AV8062701148001 QB35 J1 1.4G BGA)
SA00005QH00(S IC AV8062701147601 QB31 J1 1.5G BGA)
SA000051J40(S IC AV8062701147801 SR0FC J1 1.3G ABO!)
SA00005MX10(S IC AV8062701048004 QAXQ J1 1.5G BGA)
HR(Sandy Bridge)
CR(Ivy Bridge)
SA00005L9A0(S IC AV8063801057801 SR0N7 L1 1.8G BGA)
SA00005K540(S IC AV8063801057605 QC9C L1 1.9G BGA)
EDP_COMP
PEG_COMP
EDP_HPD#
EDP_HPD#
+1.05VS_VTT
+1.05VS_VTT
+1.05VS_VTT
DMI_CRX_PTX_N1 <15>
DMI_CRX_PTX_N2 <15>
DMI_CRX_PTX_N3 <15>
DMI_CRX_PTX_N0 <15>
DMI_CRX_PTX_P1 <15>
DMI_CRX_PTX_P2 <15>
DMI_CRX_PTX_P3 <15>
DMI_CRX_PTX_P0 <15>
DMI_CTX_PRX_N1 <15>
DMI_CTX_PRX_N2 <15>
DMI_CTX_PRX_N3 <15>
DMI_CTX_PRX_N0 <15>
DMI_CTX_PRX_P1 <15>
DMI_CTX_PRX_P2 <15>
DMI_CTX_PRX_P3 <15>
DMI_CTX_PRX_P0 <15>
FDI_CTX_PRX_N0 <15>
FDI_CTX_PRX_N3 <15>
FDI_CTX_PRX_N4 <15>
FDI_CTX_PRX_N5 <15>
FDI_CTX_PRX_N1 <15>
FDI_CTX_PRX_N6 <15>
FDI_CTX_PRX_N7 <15>
FDI_CTX_PRX_N2 <15>
FDI_CTX_PRX_P0 <15>
FDI_CTX_PRX_P3 <15>
FDI_CTX_PRX_P4 <15>
FDI_CTX_PRX_P5 <15>
FDI_CTX_PRX_P1 <15>
FDI_CTX_PRX_P6 <15>
FDI_CTX_PRX_P7 <15>
FDI_CTX_PRX_P2 <15>
FDI_FSYNC0 <15>
FDI_FSYNC1 <15>
FDI_INT <15>
FDI_LSYNC0 <15>
FDI_LSYNC1 <15>
EDP_HPD# <22>
EDP_AUXP <22>
EDP_AUXN <22>
EDP_TXN0 <22>
EDP_TXN1 <22>
EDP_TXP0 <22>
EDP_TXP1 <22>
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
PROCESSOR(1/7) DMI,FDI,PEG
Custom
4 45 Friday, April 20, 2012
2011/11/22 2012/11/22
Compal Electronics, Inc.
Q1VZC M/B LA-8941P Schematic
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
PROCESSOR(1/7) DMI,FDI,PEG
Custom
4 45 Friday, April 20, 2012
2011/11/22 2012/11/22
Compal Electronics, Inc.
Q1VZC M/B LA-8941P Schematic
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
PROCESSOR(1/7) DMI,FDI,PEG
Custom
4 45 Friday, April 20, 2012
2011/11/22 2012/11/22
Compal Electronics, Inc.
Q1VZC M/B LA-8941P Schematic
UCPU1
AV8063801058002
I3317@
UCPU1
AV8062701147601
P987@
UCPU1
AV8062701147701
P977@
R2
24.9_0402_1%
1
2
UCPU1
AV8063801058401
I3217@
PCI EXPRESS -- GRAPHICS
DMI
Intel(R) FDI
eDP
UCPU1A
IVY-BRIDGE_BGA1023
C867@
DMI_RX#[0]
M2
DMI_RX#[1]
P6
DMI_RX#[2]
P1
DMI_RX#[3]
P10
DMI_RX[0]
N3
DMI_RX[1]
P7
DMI_RX[2]
P3
DMI_RX[3]
P11
DMI_TX#[0]
K1
DMI_TX#[1]
M8
DMI_TX#[2]
N4
DMI_TX#[3]
R2
DMI_TX[0]
K3
DMI_TX[1]
M7
DMI_TX[3]
T3
DMI_TX[2]
P4
FDI0_TX#[0]
U7
FDI0_TX#[1]
W11
FDI0_TX#[2]
W1
FDI0_TX#[3]
AA6
FDI1_TX#[0]
W6
FDI1_TX#[1]
V4
FDI1_TX#[2]
Y2
FDI1_TX#[3]
AC9
FDI0_TX[0]
U6
FDI0_TX[1]
W10
FDI0_TX[2]
W3
FDI0_TX[3]
AA7
FDI1_TX[0]
W7
FDI1_TX[1]
T4
FDI1_TX[2]
AA3
FDI1_TX[3]
AC8
FDI0_FSYNC
AA11
FDI1_FSYNC
AC12
FDI_INT
U11
FDI0_LSYNC
AA10
FDI1_LSYNC
AG8
PEG_ICOMPI
G3
PEG_ICOMPO
G1
PEG_RCOMPO
G4
PEG_RX#[0]
H22
PEG_RX#[1]
J21
PEG_RX#[2]
B22
PEG_RX#[3]
D21
PEG_RX#[4]
A19
PEG_RX#[5]
D17
PEG_RX#[6]
B14
PEG_RX#[7]
D13
PEG_RX#[8]
A11
PEG_RX#[9]
B10
PEG_RX#[10]
G8
PEG_RX#[11]
A8
PEG_RX#[12]
B6
PEG_RX#[13]
H8
PEG_RX#[14]
E5
PEG_RX#[15]
K7
PEG_RX[0]
K22
PEG_RX[1]
K19
PEG_RX[2]
C21
PEG_RX[3]
D19
PEG_RX[4]
C19
PEG_RX[5]
D16
PEG_RX[6]
C13
PEG_RX[7]
D12
PEG_RX[8]
C11
PEG_RX[9]
C9
PEG_RX[10]
F8
PEG_RX[11]
C8
PEG_RX[12]
C5
PEG_RX[13]
H6
PEG_RX[14]
F6
PEG_RX[15]
K6
PEG_TX#[0]
G22
PEG_TX#[1]
C23
PEG_TX#[2]
D23
PEG_TX#[3]
F21
PEG_TX#[4]
H19
PEG_TX#[5]
C17
PEG_TX#[6]
K15
PEG_TX#[7]
F17
PEG_TX#[8]
F14
PEG_TX#[9]
A15
PEG_TX#[10]
J14
PEG_TX#[11]
H13
PEG_TX#[12]
M10
PEG_TX#[13]
F10
PEG_TX#[14]
D9
PEG_TX#[15]
J4
PEG_TX[0]
F22
PEG_TX[1]
A23
PEG_TX[2]
D24
PEG_TX[3]
E21
PEG_TX[4]
G19
PEG_TX[5]
B18
PEG_TX[6]
K17
PEG_TX[7]
G17
PEG_TX[8]
E14
PEG_TX[9]
C15
PEG_TX[10]
K13
PEG_TX[11]
G13
PEG_TX[12]
K10
PEG_TX[13]
G10
PEG_TX[14]
D8
PEG_TX[15]
K4
eDP_AUX
AF4
eDP_AUX#
AG4
eDP_TX[0]
AC1
eDP_TX[1]
AA4
eDP_TX[2]
AE10
eDP_TX[3]
AE6
eDP_COMPIO
AF3
eDP_HPD#
AG11
eDP_ICOMPO
AD2
eDP_TX#[0]
AC3
eDP_TX#[1]
AC4
eDP_TX#[2]
AE11
eDP_TX#[3]
AE7
UCPU1
AV8062701147801
P967@
R1
24.9_0402_1%
1
2
UCPU1
AV8062701048004
I2377@
UCPU1
AV8063801057405
I3667@
UCPU1
AV8063801057801
I3427@
UCPU1
AV8063801057605
I3517@
UCPU1
AV8062701047504
I2467@
UCPU1
AV8062701047904
I2367@
R3
1K_0402_5%
EDP@
1
2
UCPU1
AV8062701148001
C877@