Abit KN8-SLI, Руководство пользователя

Страница: 38 / 72

3-10 Chapter 3
DRAM Timing Selectable:
This item selects the DRAM timing mode. When set to “ By SPD ”, the BIOS will read the DRAM module
SPD data and automatically set to the values stored in it. Leave this item to its default “ Auto ” setting.
! DRAM Clock:
This item sets the DRAM clock of your DRAM module. The system may be unstable or unable to boot up
if your DRAM module does not support the clock you set.
When set to [By SPD], the BIOS will read the DRAM module SPD data and automatically set the DRAM
clock by the value stored in it.
! CAS Latency Time:
You can select SDRAM CAS ( C olumn A ddress S trobe) latency time according your SDRAM
specification.
! Row Cycle Time:
This item specifies the RAS# active to RAS# active time or auto refresh time of the same bank.
! Row Refresh Cycle Time:
This item specifies the auto refresh active to RAS# active time or RAS# auto refresh time.
! Min. RAS# Active Time:
This item specifies the minimum RAS# active time.
! RAS# to CAS# Delay:
This item specifies the RAS# active to CAS# read write delay time to the same bank.
! RAS# Precharge Time:
This item specifies the RAS# precharge time.
! RAS# to RAS# Delay:
This item specifies the RAS# active to RAS# active delay time of different bank.
! Write Recovery Time:
This item specifies the time measured from the last write datum is safely registered by the DRAM.
! Write to Read Delay:
This item specifies the time measured from the rising edge following the last non-masked data strobe to
the rising edge of the next read command.
! Read to Write Delay:
This item specifies the read to write delay.
! DRAM Command Rate:
When the host (northbridge) locates the desired memory address, it then processes the wait state of
commands.
! Read Preamble value:
This item specifies the read preamble value.
KN8 SLI