Introduction of AR5 Features
1-5
®
System block diagram
Fig. 1-2 System block diagram
Pentium
Processor
3.3V
Host BUS
Control
Address
Data
Second
Level Cache
Ctrl
Tag Ctrl
Data
TIO[0..7]
Addr
Ctrl
PCI BUS
TXD Ctrl
Plink
Control
Address/Data
Fast
IDE
ISA BUS
Universal Serial Bus
TDX
Main
Memory
(DRAM)
CACHE
(SRAM)
TAG
TVX
PIIX3
CD ROM &
Hard Disk
USB
1
USB
2
PCI Device(s)
ALi
M5123
ISA Device(s)
Serial
LPT
FDC
Содержание AB-AR5
Страница 2: ...Appendix F Technical Support ...
Страница 6: ...1 4 Chapter 1 Layout diagram Fig 1 1 Layout diagram ...
Страница 8: ...1 6 Chapter 1 ...
Страница 28: ...2 20 Chapter 2 ...
Страница 74: ...Appendix C C 2 ...
Страница 76: ...Appendix D D 2 ...