52
View the function block variables and
output signals
&KDSWHU
9LHZWKHVHUYLFHUHSRUW
7DEOH %DVLFORJLFJURXS*URXSGHVLJQDWLRQ%DVLFORJLF
'HVLJQDWLRQ
)XQFWLRQ
'HVFULSWLRQ
AND1A
Annn
AND gates part 1
AND1B
Annn
AND gates part 2
OR1A
Onnn
OR gates part 1
OR2A
Onnn
OR gates part 2
XOR1
XOnn
Exclusive OR gates
INV
IVnn
Inverters
SR
SRnn
Set-reset flip-flops
Timer
TMnn
Timers
TimerLong
TLnn
Timers, long delay
Pulse
TPnn
Pulse timers, part 1
Pulse2
TPnn
Pulse timers, part 2
PulseLong1
TQnn
Pulse timers, long pulse, part 1
PulseLong2
TQnn
Pulse timers, long pulse, part 2
ContrGates1
GTnn
Controllable gates
TimerSet1
TSnn
Settable timers
SRWithMem1
SMnn
Set-reset flip-flops with memory