ABB IRC5 Compact, Схема подключения

Страница: 24 / 50

Prepared by, date:
25
We reserve all rights in this document and in the information contained therein.Reproduction, use or
disclosure to third parties without express authority is strictly forbidden. © Copyright 2003 ABB
Page 24
50 Total
Latest revision:
Approved by, date:
DEVICENET LEAN
Location:
Plant:
=
+
+
Sublocation:
CAB
Document no.
Next
Rev. Ind
Lab/Office: Status:
CNYAWU2
11
7 8
3HAC031403-003
Approved
4 1 2 3 5 6
FPGA ON MAIN
COMPUTER
-A31
/18;2
-A35
DeviceNet TM Lean
/22;1
-741
AWG18
-RS
1
1
-J22
2
3
4
5
6
7
8
9
10
1
-J1
2
3
4
5
1
-J2
2
3
4
5
6
7
8
9
10
BU BU
-742
AWG18
3
-0Vdevicenet;1
/
11;2
-+24Vdevicenet;1
/
11;2
-CAN_H
/ 22;7
-CAN_L
/ 22;7
-DRAIN
/ 22;7
-V+
/ 22;7
-V-
/ 22;7
-24V_RS
42;2
-0V_RS
42;2