
WM8973-EV1M
w
Rev 1.0, February 2005
15
LINKS AND
JUMPERS
LINK/JUMPER STATUS
DESCRIPTION
H1
All jumpers in place
except for the jumper
connecting pins 5 and 6
and 7 and 8.
DAC clocks and data input
H2
All jumpers in place
ADC clocks and data output
SW36
Pins 2 and 3 SHORT
Connects to GND for HP output reference
J18 (BCLK)
SHORT
Slave mode
J20 (ADCLRC)
SHORT
Slave mode
J25 (DACLRC)
SHORT
Slave mode
J23
SHORT
Slave mode
J32, J33, J34 and
J35
OPEN
OUT signals are AC coupled
SW3
1 2 3 4 5 6 DATA FORMAT
1 0 0 1 0 0 I2S Compatible
SW4
Pins 1 and 2 SHORT
3-wire (SPI) Control Mode
SW1, SW2
Pins 2 and 3 SHORT
Line Input Select (Phono Socket)
SW5, SW7
Pins 2 and 3 SHORT
Line Input Select (Phono Socket)
SW8, SW9
Pins 2 and 3 SHORT
Line Input Select (Phono Socket)
SW27, SW28
Pins 2 and 3 SHORT
Line Output Select (Phono Socket)
Table 11 ADC Setup Jumper Setup (Slave Mode)
LINE SUBMIT SETUP
By pressing the ‘Line Setup’ button, the software writes to the device setting the
L/RLINE_IN1 through the analogue path to the L/ROUT1 and L/ROUT2 outputs. As with the
setups previously described, this is to ease the initial use of the WM8973 until the user
becomes familiar with both device and software operation.
H1
J2
SW3
SW6
J5
J1
J4
0
1
J15
J17
J13
J21
PARALLEL PORT
1
2
3
4
5
6
OPEN
AGND
AVDD
+1.8V
to
+3.6V
DGND
DBVDD
+1.8V
to
+3.6V
RLINE
IN1
LLINE
IN1
RLINE -
IN2
LLINE
IN2
RLINE
IN3
LLINE
IN3
OPT
_IN
SPDIF_
IN
SPDIF_
OUT
H2
J8
+5V
J10
DCVDD
+1.42V
to
+3.6V
J47
HPVDD
+1.8V
to
+3.6V
J24
J31
J23
J20
J25
J18
J37
1
J34
1
J38
1
J35
1
J32
1
J33
1
J6
J11
SW1
SW2
SW5
SW7
SW8
SW9
SW36
1
SW27
SW28
1
SW4
Figure 7 Recommended Line Setup
Summary of Contents for WM8973-EV1B
Page 1: ...WM8973 EV1M Evaluation Board User Handbook Rev 1 0...
Page 3: ...WM8973 EV1M w Rev 1 0 February 2005 3 EVALUATION SUPPORT 44 IMPORTANT NOTICE 45 ADDRESS 45...
Page 21: ...WM8973 EV1M w Rev 1 0 February 2005 21 SCHEMATIC LAYOUT Figure 13 Functional Diagram...
Page 22: ...WM8973 EV1M w Rev 1 0 February 2005 22 Figure 14 Digital Input...
Page 23: ...WM8973 EV1M w Rev 1 0 February 2005 23 Figure 15 Software Control...
Page 24: ...WM8973 EV1M w Rev 1 0 February 2005 24 Figure 16 Level Shift...
Page 25: ...WM8973 EV1M w Rev 1 0 February 2005 25 Figure 17 Analogue Input...
Page 26: ...WM8973 EV1M w Rev 1 0 February 2005 26 Figure 18 WM8973...
Page 27: ...WM8973 EV1M w Rev 1 0 February 2005 27 Figure 19 Analogue Output...
Page 28: ...WM8973 EV1M w Rev 1 0 February 2005 28 Figure 20 Power...
Page 29: ...WM8973 EV1M w Rev 1 0 February 2005 29 WM8973 EV1B PCB LAYOUT Figure 21 Top Layer Silkscreen...
Page 30: ...WM8973 EV1M w Rev 1 0 February 2005 30 Figure 22 Top Layer...
Page 31: ...WM8973 EV1M w Rev 1 0 February 2005 31 Figure 23 Bottom Layer...
Page 32: ...WM8973 EV1M w Rev 1 0 February 2005 32 Figure 24 Bottom Layer Silkscreen...