03_G6F_DDR3
15-08-2016_15:00
18mb120-r2
15
NAMIK GOKCEDAGLI
8
7
6
5
4
3
2
1
A
B
C
D
E
F
A X M
1
2
3
4
5
6
7
8
A
B
C
D
E
F
A3
PROJECT NAME :
VESTEL
SCH NAME :
DRAWN BY :
T. SHT:
A_DQSU
A_DQSUN
A_DQSL
A_DQSLN
A_DML
A_DMU
A_DQL0
A_DQL1
A_DQL3
A_DQL6
A_DQL5
A_DQL4
A_DQL2
A_DQL7
A_DQU1
A_DQU2
A_DQU3
A_DQU4
A_DQU5
A_DQU6
A_DQU7
A_DQU0
B_DQSUN
B_DQSL
B_DQSLN
B_DML
B_DMU
B_DQL0
B_DQL1
B_DQL3
B_DQL2
B_DQL6
B_DQL5
B_DQL4
B_DQL7
B_DQU2
B_DQU1
B_DQU0
C17
100n
16V
B_DQU6
B_DQU5
B_DQU4
B_DQU7
B_CSN
A_CSN
AB_A15
AB_WEN
B_DQSU
AB_CKN
AB_CKE
AB_RASN
AB_CASN
AB_BA0
AB_BA1
AB_BA2
AB_A12
AB_A13
AB_A14
AB_A11
AB_A8
AB_A9
AB_A10
AB_A7
AB_A4
AB_A5
AB_A6
AB_A2
AB_A3
AB_A1
AB_A0
C_DMU
C_DQSU
C_DQSUN
C_DQL0
C_DQU4
C_DQU3
C_DQL6
C_DQL5
C_DQL1
D_DQL1
D_DQL7
D_DQSLN
D_DQL2
D_DQL6
D_DQU0
D_DQU4
D_DQSUN
D_DQSU
D_DQU5
D_CSN
CD_A0
CD_A1
CD_A6
CD_A5
CD_A10
CD_A11
CD_BA0
CD_CASN
CD_ODT
CD_CK
CD_RESETN
CD_CKE
CD_CKN
CD_WEN
CD_A15
C_DQSLN
B_DQU3
CD_ODT
B_CSN
R6
B_DQL2
B_DQU7
B_DQU3
B_DMU
B_DQSL
B_DQSLN
B_DQSU
B_DQU0
B_DQU4
B_DQL3
B_DQL7
B_REF_DQ
TP89
DDR_VTT
1V5_VCC
16V
100n
C16
16V
100n
C15
10u
10V
C21
C22
10u
10V
10V
10u
C23
10V
10u
C24
16V
100n
C13
C14
100n
16V
AB_AVDD
10V
4u7
C25
R9
22R
100k
R28
U1
MP20073DH
5
6
7
8
2
1
DDQ
VTT
GND
VTTSEN
VTTREF
EN
REF
VDRV
H5TQ2G63BFR-PB
U3
A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9
B1
B9
D1
D8
E2
E8
F9
G1
G9
K1
D3
E7
C7
B7
G3
F3
A3
B8
A2
A7
C2
C8
C3
D7
H7
G2
H8
H3
F8
F2
F7
E3
M8
H1
B2
D9
G7
K2
K8
N1
N9
R1
R9
A1
A8
C1
C9
D2
E9
F1
H2
H9
L8
J9
L9
L1
J1
A0
A1
A2
A5
A6
A7
A10/AP
A11
A12/BC
NC1
NC2
NC3
NC4
NC6
BA0
CK_0
CK_1
CS
WE
RESET
ZQ
VDDQ_9
VDDQ_8
VDDQ_7
VDDQ_6
VDDQ_5
VDDQ_4
VDDQ_3
VDDQ_2
VDDQ_1
VDD_9
VDD_8
VDD_7
VDD_6
VDD_5
VDD_4
VDD_3
VDD_2
VDD_1
VREF_DQ
VREF_CA
DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7
DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7
DQSL_0
DQSL_1
DQSU_1
DQSU_0
DML
DMU
ODT
VSSQ_9
VSSQ_8
VSSQ_7
VSSQ_6
VSSQ_5
VSSQ_4
VSSQ_3
VSSQ_2
VSSQ_1
VSS_12
VSS_11
VSS_10
VSS_9
VSS_8
VSS_7
VSS_6
VSS_5
VSS_4
VSS_3
VSS_2
VSS_1
B_CKE
B_CKN
B_CK
AB_RESETN
AB_WEN
A_CSN
AB_ODT
R5
240R
A_DQL6
A_DQL0
A_DQU7
A_DMU
A_DQU1
A_DQSLN
A_DQSU
A_DQU6
A_DQSUN
A_DQU2
A_DQL1
A_DQL7
A_DQL5
A_REF_DQ
AB_AVDD
H5TQ2G63BFR-PB
U2
A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9
B1
B9
D1
D8
E2
E8
F9
G1
G9
K1
D3
E7
C7
B7
G3
F3
A3
B8
A2
A7
C2
C8
C3
D7
H7
G2
H8
H3
F8
F2
F7
E3
M8
H1
B2
D9
G7
K2
K8
N1
N9
R1
R9
A1
A8
C1
C9
D2
E9
F1
H2
H9
L8
J9
L9
L1
J1
A3
A4
A8
A9
A13
NC1
NC4
NC5
NC6
BA1
BA2
CKE
RAS
CAS
ZQ
VDDQ_9
VDDQ_8
VDDQ_7
VDDQ_6
VDDQ_5
VDDQ_4
VDDQ_3
VDDQ_2
VDDQ_1
VDD_9
VDD_8
VDD_7
VDD_6
VDD_5
VDD_4
VDD_3
VDD_2
VDD_1
VREF_DQ
VREF_CA
DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7
DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7
DQSL_0
DQSL_1
DQSU_1
DQSU_0
DML
DMU
ODT
VSSQ_9
VSSQ_8
VSSQ_7
VSSQ_6
VSSQ_5
VSSQ_4
VSSQ_3
VSSQ_2
VSSQ_1
VSS_12
VSS_11
VSS_10
VSS_9
VSS_8
VSS_7
VSS_6
VSS_5
VSS_4
VSS_3
VSS_2
VSS_1
AB_CASN
AB_RASN
AB_CKE
AB_CKN
AB_CK
AB_BA1
AB_BA2
AB_BA0
AB_A10
AB_A4
AB_A11
AB_A14
AB_A8
AB_A13
AB_A9
AB_A7
AB_A5
AB_A3
AB_A2
AB_A15
AB_A12
AB_A6
AB_A1
AB_A0
AB_CKN
AB_CK
R10
R11
22R
56R
R31
56R
R32
C29
10n
16V
AB_CK
AB_CKN
16V
C30
R45
1k
R129
4k7
B_CKE
AB_RESETN
AB_AVDD
1k
R169
AB_AVDD
R170
1k
10V
100n
C259
50V
1n
C383
B_REF_DQ
R171
1k
AB_AVDD
1k
10V
100n
C260
50V
1n
C384
H5TQ2G63BFR-PB
U4
A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9
B1
B9
D1
D8
E2
E8
F9
G1
G9
K1
D3
E7
C7
B7
G3
F3
A3
B8
A2
A7
C2
C8
C3
D7
H7
G2
H8
H3
F8
F2
F7
E3
M8
H1
B2
D9
G7
K2
K8
N1
N9
R1
R9
A1
A8
C1
C9
D2
E9
F1
H2
H9
L8
J9
L9
L1
J1
A0
A1
A2
A5
A6
A7
A10/AP
A11
A12/BC
NC1
NC2
NC3
NC4
NC6
BA0
CK_0
CK_1
CS
WE
RESET
ZQ
VDDQ_9
VDDQ_8
VDDQ_7
VDDQ_6
VDDQ_5
VDDQ_4
VDDQ_3
VDDQ_2
VDDQ_1
VDD_9
VDD_8
VDD_7
VDD_6
VDD_5
VDD_4
VDD_3
VDD_2
VDD_1
VREF_DQ
VREF_CA
DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7
DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7
DQSL_0
DQSL_1
DQSU_1
DQSU_0
DML
DMU
ODT
VSSQ_9
VSSQ_8
VSSQ_7
VSSQ_6
VSSQ_5
VSSQ_4
VSSQ_3
VSSQ_2
VSSQ_1
VSS_12
VSS_11
VSS_10
VSS_9
VSS_8
VSS_7
VSS_6
VSS_5
VSS_4
VSS_3
VSS_2
VSS_1
R7
D_DQL2
D_DQU7
D_DQU3
D_DMU
D_DQSL
D_DQSLN
D_DQSU
D_DQU0
D_DQU4
D_DQL3
D_DQL7
D_REF_DQ
CD_AVDD
CD_A0
CD_A2
CD_A5
CD_A7
CD_A9
CD_A4
CD_A1
CD_A12
CD_A13
CD_A15
CD_A14
CD_A10
CD_A11
CD_A6
CD_A8
CD_BA1
CD_BA0
CD_BA2
D_CK
D_CKN
D_CKE
CD_RESETN
CD_RASN
CD_CASN
CD_WEN
D_CSN
240R
R8
CD_AVDD
C_REF_DQ
C_DQL5
C_DQL7
C_DQL1
C_DQU2
C_DQSUN
C_DQU6
C_DQSU
C_DQSLN
C_DQU1
C_DMU
C_DQU7
C_DQL0
C_DQL6
U5
H5TQ2G63BFR-PB
A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9
B1
B9
D1
D8
E2
E8
F9
G1
G9
K1
D3
E7
C7
B7
G3
F3
A3
B8
A2
A7
C2
C8
C3
D7
H7
G2
H8
H3
F8
F2
F7
E3
M8
H1
B2
D9
G7
K2
K8
N1
N9
R1
R9
A1
A8
C1
C9
D2
E9
F1
H2
H9
L8
J9
L9
L1
J1
A3
A4
A8
A9
A13
NC1
NC4
NC5
NC6
BA1
BA2
CKE
RAS
CAS
ZQ
VDDQ_9
VDDQ_8
VDDQ_7
VDDQ_6
VDDQ_5
VDDQ_4
VDDQ_3
VDDQ_2
VDDQ_1
VDD_9
VDD_8
VDD_7
VDD_6
VDD_5
VDD_4
VDD_3
VDD_2
VDD_1
VREF_DQ
VREF_CA
DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
DQL6
DQL7
DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7
DQSL_0
DQSL_1
DQSU_1
DQSU_0
DML
DMU
ODT
VSSQ_9
VSSQ_8
VSSQ_7
VSSQ_6
VSSQ_5
VSSQ_4
VSSQ_3
VSSQ_2
VSSQ_1
VSS_12
VSS_11
VSS_10
VSS_9
VSS_8
VSS_7
VSS_6
VSS_5
VSS_4
VSS_3
VSS_2
VSS_1
CD_A15
CD_ODT
CD_RASN
CD_CASN
CD_WEN
CD_A12
CD_BA2
CD_BA0
CD_A0
CD_A3
CD_A2
CD_A5
CD_A9
CD_A7
CD_A13
CD_RESETN
CD_CKN
CD_CK
CD_CKE
CD_A10
CD_BA1
CD_A4
CD_A1
CD_A6
CD_A11
CD_A8
CD_A14
C_CSN
CD_CK
CD_CKN
22R
R12
R13
CD_AVDD
CD_RESETN
R130
4k7
C31
16V
R46
1k
D_CKE
C32
10n
16V
R33
56R
56R
R34
CD_CK
CD_CKN
CD_AVDD
R173
1k
1k
R174
C261
100n
10V
C385
1n
50V
D_REF_DQ
C386
1n
50V
C262
10V
100n
R175
1k
1k
R176
CD_AVDD
DDR_VTT
10V
100n
R181
100R
R4
100n
10V
10V
100n
10V 100n
10V
100n
10V
100n
R182
100R
8
1
R1
R183
100R
R1
R2
R4
R184
R2
R3
R185
100R
5
4
R3
R4
100R
R186
R1
R227
100R
R228
100R
R229
AB_ODT
AB_A10
B_CK
AB_A7
AB_BA1
AB_A13
AB_BA2
AB_A11
AB_A6
AB_A8
AB_A14
AB_A15
AB_WEN
AB_A4
AB_A1
AB_A12
AB_A9
AB_BA0
AB_RASN
AB_CASN
R230
B_CKE
AB_RESETN
AB_A3
AB_A5
AB_A2
R231
B_CKN
10V 100n
10V
100n
CD_RESETN
R232
100R
R233
D_CKE
DDR_VTT
100n
10V
100R
R187
R1
R2
R3
10V 100n
10V
100n
10V 100n
10V 100n
100R
R188
8
1
R1
R2
R3
R4
100R
R189
R3
R4
100R
R190
R1
R4
100R
R191
5
4
R1
R2
R4
R192
100R
R2
R3
R4
R234
CD_ODT
CD_A10
CD_A0
CD_A7
CD_BA1
CD_A13
CD_BA2
CD_A11
CD_A6
CD_A8
CD_A14
CD_A15
CD_WEN
CD_A4
CD_A1
CD_A12
CD_A9
CD_BA0
CD_RASN
CD_CASN
CD_A3
CD_A5
CD_A2
D_CK
100R
R235
100R
R236
D_CKN
100n
10V
U6
MSD95M0D
C19
A20
B20
H28
K31
J29
K27
K30
J28
K32
H31
J32
G30
L30
J30
L29
G31
J31
M28
L28
L31
K28
N28
N27
L27
M27
M31
G32
N32
M30
G29
F32
T31
P30
T30
P31
U30
N31
U31
N30
R31
T32
R30
P27
U29
P28
U27
R28
V28
P29
U28
T28
T27
R27
AA31
W31
AA30
W32
AB31
V31
AB32
V30
W30
Y30
Y31
Y28
AB27
V27
AB29
W28
AB28
W27
AA27
Y27
AA28
Y29
D_DDR3_DQSUN
D_DDR3_DQSU
D_DDR3_DMU
D_DDR3_DQU7
D_DDR3_DQU6
D_DDR3_DQU5
D_DDR3_DQU4
D_DDR3_DQU3
D_DDR3_DQU2
D_DDR3_DQU1
D_DDR3_DQU0
D_DDR3_DQSLN
D_DDR3_DQSL
D_DDR3_DML
D_DDR3_DQL7
D_DDR3_DQL6
D_DDR3_DQL5
D_DDR3_DQL4
D_DDR3_DQL3
D_DDR3_DQL2
D_DDR3_DQL1
D_DDR3_DQL0
C_DDR3_DQSUN
C_DDR3_DQSU
C_DDR3_DMU
C_DDR3_DQU7
C_DDR3_DQU6
C_DDR3_DQU5
C_DDR3_DQU4
C_DDR3_DQU3
C_DDR3_DQU2
C_DDR3_DQU1
C_DDR3_DQU0
C_DDR3_DQSLN
C_DDR3_DQSL
C_DDR3_DML
C_DDR3_DQL7
C_DDR3_DQL6
C_DDR3_DQL5
C_DDR3_DQL4
C_DDR3_DQL3
C_DDR3_DQL2
C_DDR3_DQL1
C_DDR3_DQL0
D_DDR3_CSN
C_DDR3_CSN
CD_DDR3_CKN
CD_DDR3_CK
CD_DDR3_RESETN
CD_DDR3_CKE
CD_DDR3_ODT
CD_DDR3_WEN
CD_DDR3_CASN
CD_DDR3_RASN
CD_DDR3_BA2
CD_DDR3_BA1
CD_DDR3_BA0
CD_DDR3_A15
CD_DDR3_A14
CD_DDR3_A13
CD_DDR3_A12
CD_DDR3_A11
CD_DDR3_A10
CD_DDR3_A9
CD_DDR3_A8
CD_DDR3_A7
CD_DDR3_A6
CD_DDR3_A5
CD_DDR3_A4
CD_DDR3_A3
CD_DDR3_A2
CD_DDR3_A1
CD_DDR3_A0
B_DDR3_DQSUN
B_DDR3_DQU7
B_DDR3_DQU6
B_DDR3_DQU5
B_DDR3_DQU2
B_DDR3_DQU1
B_DDR3_DQU0
B_DDR3_DQSL
B_DDR3_DML
B_DDR3_DQL7
B_DDR3_DQL4
B_DDR3_DQL3
B_DDR3_DQL2
A_DDR3_DQSUN
A_DDR3_DQSU
A_DDR3_DQU5
A_DDR3_DQU4
A_DDR3_DQU0
A_DDR3_DQL7
A_DDR3_DQL6
A_DDR3_DQL2
A_DDR3_DQL1
A_DDR3_CSN
AB_DDR3_CKN
AB_DDR3_CK
AB_DDR3_RESETN
AB_DDR3_CKE
AB_DDR3_ODT
AB_DDR3_WEN
AB_DDR3_BA1
AB_DDR3_BA0
AB_DDR3_A12
AB_DDR3_A11
AB_DDR3_A7
AB_DDR3_A6
AB_DDR3_A2
AB_DDR3_A1
1
AB_A0
AB_A1
AB_A6
AB_A12
AB_A15
AB_A2
AB_A3
AB_A5
AB_A7
AB_A9
AB_A13
AB_A8
AB_AVDD
100n
16V
C2287
100n
16V
C2288
C2289
100n
C2290
100n
16V
C2291
100n
C2292
100n
16V
CD_AVDD
100n
16V
C2293
AB_A14
AB_A11
AB_A4
C2294
100n
AB_A10
AB_BA0
AB_BA2
AB_BA1
AB_RASN
AB_CASN
AB_WEN
AB_RESETN
AB_ODT
100n
16V
C2295
C2296
100n
100n
16V
C2297
C2298
100n
C2303
100n
100n
16V
C2304
C2305
100n
100n
C2306
100n
16V
C2307
10V 100n
100n
10V
10V 100n
100n
10V 100n
100n
10V
10V 100n
100n
10V
10V 100n
10V 100n
100n
10V
10V 100n
100n
10V
10V 100n
100n
10V
10V 100n
100n
10V
10V 100n
100n
10V
10V 100n
AB_CKE
CD_CKE
S311
S312
S313
S314
DDR TERMINATION
for STR
for STR
Summary of Contents for MB120 DS
Page 1: ...MB120 DS SERVICE MANUAL...
Page 5: ...4 Features...
Page 6: ...5...
Page 7: ...6...
Page 8: ...7...
Page 9: ...8...
Page 10: ...9 Table 1 Recommended operating conditions Table 2 Absolute Maximum Ratings...
Page 12: ...11 Features...
Page 13: ...12 Block Diagram Figure 1 Block diagram...
Page 15: ...14 Figure 2 Pin description Figure 3 Functional Block Diagram Table 4 Absolute Maximum Ratings...
Page 22: ...21 Table 10 Recommended operating conditions Figure 8 Pin Description Table 11 Pin functions...
Page 24: ...23 Table 12 Recommended operating conditions Figure 9 Pin Description...
Page 35: ...34 Table 23 Absolute Maximum DC Ratings Table 24 Recommended operating conditions...
Page 49: ...48 Pin Assignment Table 28 Pin Assignment...
Page 50: ...49 Figure 23 Compatible OPS Connector Pin Layout...
Page 51: ...50 13 TUNER OPTIONAL M88TS2022 SATELLITE TUNER Features and General Description Pin Assigment...
Page 52: ...51 Absolute Maximum Ratings and Recommended Operating Conditions...
Page 53: ...52 14 DEMODULATOR STAGE OPTIONAL A MSB1246 DVB T2 Features...
Page 55: ...54 Pinning...