
BXT7059 / BXTS7059 Technical Reference
Chipset Configuration Setup
Chapter 3 Chipset Configuration Setup
Introduction
The term “chipset” is a bit of a misnomer for the Trenton BXT7059 and BXTS7059. The “chipset” on
these SHBs is really a single component called a “Platform Controller Hub” or PCH. Specifically, the
Trenton BXT7059 and BXTS7059 both feature the Intel® C604 PCH. This new PCH; developed under the
code name Patsburg-B, is a device that combines many of the capabilities that were previously contained in
individual North Bridge and South Bridge chipset components. The following section covers the set-up
parameters of what could thought of as the North Bridge and South Bridge sections of the Intel® C604
Platform Controller Hub.
North Bridge Configuration
The
North Bridge Configuration
menu item allows the user to do the following:
Option Description
Sandy Bridge-EN /
Ivy Bridge-EN IOH
Configuration
The Input Output Hub (IOH) configuration menu allows the user to view,
enable or disable the Intel® Virtualization Technology for Directed I/O feature
of the processors. This menu selection is also used to configure the PCI
Express links out of the CPUs. Short operational descriptions for each sub-menu
setting can be found in the upper left corner of the BIOS set-up screen. The
following sub-menu option choices are available for configuration:
Intel® VT for Directed I/O Configuration –
Disabled
/Enabled
(bold
= default
setting)
The following configuration choices are available if Intel VT-d is enabled:
Coherency Support:
Disabled/Enabled
ATS Support:
Disabled/Enabled
Intel® I/O Acceleration Technology:
Disabled/Enabled
DCA (Direct Cache Access) Support:
Disabled/Enabled
VGA Priority:
Offboard
Target VGA: Currently fixed at
VGA from CPU0
GEN3 Equalization WA’s (workarounds):
Disabled
IOH Resource Selection:
Auto
/Manual
MMIOH Size:
1G, 2G, 4G, 8G, 16G, 32G, 64G, 126G
MMCFG Base:
0x80000000, 0xA0000000, 0xC0000000
IOH 0 PCIe Port Bifurcation Control:
IOU1 – PCIe Port:
x4x4, x8
Port 1A Link Speed:
GEN1, GEN2, GEN3
Port 1B Link Speed:
GEN1, GEN2, GEN3
IOU2 – PCIe Port:
x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16
Port 2A Link Speed:
GEN1, GEN2, GEN3
Port 2B Link Speed:
GEN1, GEN2, GEN3
IOU3 – PCIe Port:
Auto, x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16
Note: The number of link speed selections made visible will vary based on the
IOU# PCIe port selection; e.g. the
x4x4x4x4
option will yield four PCIe link
speed selections. No speed selections are seen with the
Auto
option because the
SHB / backplane combination will auto-negotiate link bifurcation and link
speed.
3-1
Trenton
Systems
Inc.