30
BIOS SETUP
3.5 Advanced Chipset Features
This option will change the values of the chipset registers and the system setting will alter.
Do not change any values if you are unfamiliar with the chipset.
•
SDRAM CAS Latency
This controls the SDRAM performance, default is “3” clocks. If your SDRAM DIMM
specification is 2 CAS latency, change “3” to “2” for better performance.
•
Bank 0/1, 2/3, 4/5, DRAM Timing
The DRAM timing of Bank 0/1, 2/3, 4/5 is determined by the Memory modules which are
plugged on the motherboard. If you use PC100 SDRAM, please select “PC100”; if you use
PC133 SDRAM, select “PC133” instead.
•
DRAM Clock
Set the clock frequency of the DRAMs. The default value is “Host Clock”. You can select
“HCLK+33M” if your DRAM modules are faster than the CPU (a 66MHz FSB CPU with a
PC100 SDRAM, or a 100MHz FSB CPU with PC133 SDRAM); or select “HCLK-33M” for a
faster CPU with slower SDRAMs.
•
Concurrent PCI/Host
When “Disabled”, the CPU bus will be occupied during the entire PCI operation period.
Summary of Contents for TS-AVE3
Page 57: ......
