background image

Cinterion

® 

LGA DevKit User Guide

9.1 LGA DevKit SM

35

t

lga_devkit_ug_v03

2020-05-29

Public / Released

Page 28 of 36

2.

2uF

SSSS8

1

1

1

0

1

33pF

_np

33pF

_np

470k_np

1uF

_np

0R_np

12k

7

2k

74

15pF

2.

2uF

47k

TC1014-3.0VCT713

1uF

1uF

470pF

FT232RQ

100nF

100nF

680R

VLMW1300-GS08

BLM15HG601SN1

BLM15HG601SN1

BLM15HG601SN1

BLM15HG601SN1

BLM15HG601SN1

BLM15HG601SN1

BLM15HG601SN1

BLM15HG601SN1

470uF

470uF

GND

GND

0R_np

0R

100nF

GN

D

100nF

100k

47k

47k

GN

D

LP2985AIM5-3.0

100nF

10nF

1uF

100nF

1uF

V

L

M

W

1300-

G

S

08

BC847

2k

7

4k7

V

L

M

B

1300-

G

S

08

680R

4k7

V

L

M

G

1300-

G

S

08

BC847

330R

47k

BC847

10k

V

L

M

O

1300-

G

S

08

BC847

330R

47k

BC847

10k

TLV6741

100nF

0R

100nF

_np

1nF

470k

1k

470uF

470uF

470uF

470uF

0.

1R

0.

1R

0.

1R

0.

1R

0.

1R

0.

1R

470uF

470uF

0.

1R

0.

1R

BC847

44WR10KLFTB 

BC847

47k

4k7

47k

BC847

4k7

47k

DM

P

2021UF

DF

-7

PMEG2020EPK,315

1M

33R

47k

1uF

1M

NX3008NBKS

DMP2021UFDF-7

GND

GND

GND

NX3008PBKS

0.1R

BC857

BC857

2x5_HEAD_SMD

DMP2021UFDF-7

DMP2021UFDF-7

GND

_np

1k

3

V

L

M

S

1300-

G

S

08

180R

ISL80103

5k_np

NX3008NBKS

NX3008NBKS

4k

7

4k

7

4k

7

4k

7

0R

0R

1uF

1uF

PMEG2020EPK,315

PMEG2020EPK,315

0R

560R

Z

X

62D-

B

-5P

A

8

(30)

 Z

X

62D-

B

-5P

A

8

(30)

 

220k

220k

47k

47k

0R_np

BC847

4k7

47k

4k7

_np

_np

_np

_np

_np

_np

_np

_np

NX3008NBKS

2k

2

1x

2_HEA

D

_np

BC847

NX3008NBKS

330R

LGA DevKit S+M

C17

A

B

S3

S3

C51

C52

R7

C53

R14

R17

R18

C19

C50

R21

VIN

1

SD

3

GND

2

VOUT

5

BP

4

IC4

C7

C8

C9

IC1

VCC

19

3V3OUT

16

USBDP

14

USBDM

15

OSCO

28

OSCI

27

GND

4*2

TXD

30

RXD

2

RTS

32

CTS

8

DTR

31

DSR

6

DCD

7

RI

3

CBUS0

22

CBUS1

21

CBUS2

10

CBUS3

11

CBUS4

9

VCCIO

1

RESET

18

GND

24

GND

17

TEST

26

GND

20

C22

C23

R6

LED2

L28

L29

L30

L31

L32

L33

L34

L35

C3

C4

R9

R10

C1

VCC

OE

D+

D-

GND

HSD1+
HSD1-

HSD2+
HSD2-

SEL

C5

R25

R22

R8

VOUT

5

VIN

1

EN

3

GND

2

BP

4

IC20

C14

C15

C18

C20

C21

LE

D1

T4B

R1

1

R12

LE

D3

R13

R16

LE

D4

T9A

R19

R20

T9B

R32

LE

D5

T12A

R33

R34

T12B

R35

IC7

3

1

4

5

2

C30

R36

C31

C34

R37

R39

C2

C6

C16

C39

R40

R41

R42

R43

R44

R45

C46

C47

R47

R48

T4A

P1

T7A

R27

R29

R38

T7B

R30

R52

3

1*5

4*2

T1

3

D3

R53

R54

R55

C48

R56

T5B

2

6

1

3

1*5

4*2

T10

T14A

T14B

R26

T11B

T11A

JP2

1

2

3

4

5

6

7

8

9

10

FLT

6

DVDT

1

EN/UVLO

2

GND

8*2

ILM

7

IN

3*2

OUT

5

T6

3

1*

5

4

*2

T16

3

1*

5

4*

2

C57

R57

LE

D6

R63

IC10

IN

9*2

EN

7

GND

5*

2

OUT

1*2

FB

3

SS

6

PB

4

R75

5

3

4

T1A

2

6

1

T1B

R76

R77

R78

R79

R80

R81

C73

C74

D2

D1

R84

R85

CO

N17

P$1
P$2
P$3
P$4
P$5

P$10

P$6*

2

P$8*

2

P$1

1

CO

N18

P$1
P$2
P$3
P$4
P$5

P$10

P$6*

2

P$8*

2

P$1

1

R60

R86

R90

R91

R92

T8B

R93

R94

R95

TP62

TP63

TP64

TP65

TP67

TP68

TP76

TP81

TP70

TP71

TP72

T17B

2

6

1

R102

JP3

1

2

TP69

T8A

T5A

5

3

4

R104

V480/[1]

V480

V480/[3]

V480/[1]

V480/[1]

V480/[1]

V480/[1]

V480/[1]

V480/[3]

V480/[1]

V480/[1]

FTDI.USB.D+

FTDI.USB.D+

FTDI.USB.D-

FTDI.USB.D-

BATT+/[3]

BATT+/[1]

B

A

TT+

/[

1

]

BATT+/[3]

BATT+/[1]

X100.BATT+

X100.BATT+/[3]

RTS0_X100/[3]

CTS0_X100/[3]

DTR0_X100/[3]

DSR0_X100/[3]

DCD0_X100/[3]

FTD.3V3

FTDI_RESET/[3]

TXD0_X100/[3]

TXD0_X100/[3]

RXD0_X100/[3]

RXD0_X100/[3]

RING0_X100/[3]

BIG_LGA_DETECT/[1]

BOARD.D+

BOARD.D+

BOARD.D-

BOARD.D-

USB_DP_BIG_LGA/[1]

USB_DM_BIG_LGA/[1]

USB_DP_TINY_LGA/[1]

USB_DM_TINY_LGA/[1]

A

N

T

_

GP

S

_

P

W

R

/[1

]

VUSB/[1]

VUSB/[1]

VREF/[3]

VREF/[3]

VREF/[3]

VREF/[3]

VEXT_BUFF/[1]

VEXT_BUFF/[3]

VEXT_BUFF/[1]

VEXT_BUFF/[1]

VEXT_BUFF/[1]

SD_CLK(GPIO5)_X100/[3]

VEXT_JUMPER/[3]

GND_DETECT_DSB/[3]

EXTERN_REFERENCE/[1]

VUSB_FTDI

VUSB_FTDI

VUSB_FTDI

/[1]

BATT+_BB/[1]

BATT+_RF/[1]

LDO_OUT/[3]

GND_MODUL_LED

GND_MODUL_LED

ERROR_LED_OD

ERROR_LED_OD

I2C_CLK_LS/[3]

I2C_DAT_LS/[3]

I2CCLK/[1]

I2CDAT/[1]

E_VEXT-PD/[1]

DI

S

C

HA

RG

E

_

B

A

T

T

+

/[

1

]

LED_EN/[1]

ATMEGA_3V_LDO/[1]

Änderung

Datum

Nam.

Datum

Name

Bear.
Gepr.

Vers.:

Blatt:

Ers. f.:

Ers. d.:

BG:

A

B

C

D

E

F

G

H

H

G

F

E

D

C

B

A

5

2

1

1

2

3

4

5

4

3

GND

VCC

GND

VCC

D-

D+

ID

GND

VCC

D-

D+

ID

GND

BATT+: 2.8V - 4.86V

ON/OFF

STATUS

RX

TX

WHITE

GREEN

SOFT
ORANGE

LIGHT
BLUE

User Option:

BA

T

5V

bridge FET control with R14

LED White

Place Jumper between
1 & 2 to power GPS

If the DevKit is used as DSB Adapter then the LDO is enabled for a fixed 3V referencce.
If the DevKit is used standalone then the reference is also sourced from +3V or from extern reference

PLACE JUMPER

PLACE VOLTMETER

PLACE AMETER

RED

Place R75 for fixed VOUT 
if P1 is not placed

LDO BATT+

USB <-> UART Bridge: FTDI

GPS PWR

USB MULTIPLEXER

LDO +3V 

USB SUPPLY DIODE

RX & TX LEDs

VEXT BUFFER

IN RUSH CURRENT PROTECTION

CURRENT MEASUREMENT

I2C LEVELSHIFTER

>A

=

>B

=

Summary of Contents for Cinterion LGA DevKit L

Page 1: ...Cinterion LGA DevKit User Guide Version 03 DocId lga_devkit_ug_v03 ...

Page 2: ...HT TO USE THE DOCUMENT THE RECIPIENT SHALL NOT COPY MODIFY DISCLOSE OR REPRODUCE THE DOCUMENT EXCEPT AS SPECIFICALLY AUTHORIZED BY THALES Copyright 2020 THALES DIS AIS Deutschland GmbH Trademark Notice Thales the Thales logo are trademarks and service marks of Thales and are registered in certain coun tries Microsoft and Windows are either registered trademarks or trademarks of Microsoft Corporati...

Page 3: ...uration 13 4 4 ON Button Module Start and Power Down 14 4 5 RST Button Module Reset 14 4 6 ASC0 Switch Module UART Interface Selection 14 4 7 PWR Switch Power Source Selection 14 4 8 Free Level Shifters 15 4 9 LEDs 15 4 10 Patch Field 15 4 11 RF Antenna 16 4 12 Power Supply 17 4 12 1 Supply Current Measurement 17 4 12 2 External Reference Supply 18 5 General Characteristics 19 6 Operating the LGA ...

Page 4: ...Document Information 24 8 1 Revision History 24 8 2 Related Documents 24 8 3 Safety Precaution Notes 25 8 4 Regulatory Compliance Information 25 9 Appendix 26 9 1 LGA DevKit SM 26 9 1 1 Placement 26 9 1 2 Schematics 27 9 2 LGA DevKit L 30 9 2 1 Placement 30 9 2 2 Schematics 31 9 3 Errata Troubleshooting 34 ...

Page 5: ...Kit variant 1 1 Feature and Benefits LGA DevKit socket supports four different module footprints with different LGA pad counts for industrial industrial plus platform modules With LGA DevKit SM LGA106 LGA114 and LGA120 With LGA DevKit L LGA156 Future proof ready for new upcoming modules Stand alone Get the LGA module up and running without additional tooling Supports DSB75 DSB Mini as port extende...

Page 6: ...following table lists modules that are supported by the LGA DevKit variants SM and L de pending on the module s pad count i e module s footprint Table 1 Supported products LGA DevKit SM LGA DevKit L S LGA 106 LGA 114 M LGA 120 L LGA 156 BGS12 BGS8 PDS5 BGS2 EHS6 PDS6 BGS5 EHS8 PLS62 W EHS5 ELS61 PLS8 ELS31 ELS81 EMS31 Cinterion ENS22 EXS62 EXS82 ...

Page 7: ...pcs A quick start guide Cinterion LGA DevKit L Ordering number L30960 N0112 A100 Base PCB for the industrial plus platform modules USB and SMA cable An ultra wideband high efficiency antenna A bag of jumpers 25pcs A quick start guide Cinterion LGA DevKit socket SML Ordering number L30960 N0110 A100 The needle socket fitting on both PCB versions SM and L Screws fixing frames retention lid Figure 1 ...

Page 8: ...03 2020 05 29 Public Released Page 8 of 36 Figure 2 LGA DevKit socket SML with LGA DevKit variants SM and L Cinterion LGA DevKit socket SML L30960 N0110 A100 Cinterion LGA DevKit L L30960 N0112 A100 Cinterion LGA DevKit SM L30960 N0111 A100 LGA106 LGA114 LGA120 LGA156 SM L ...

Page 9: ... ON LED lights up The red ERROR LED may indicate issues that should be corrected For de tails see Section 4 9 Note By scanning the QR code at the underside of the LGA DevKit you will also find further information videos and available drivers 2 1 Mounting the LGA DevKit Socket Before operating the socket has to be mounted onto the LGA DevKit with 4 screws Scanning the QR code on the DevKit s unders...

Page 10: ...erchanged and the footprint indicators showing the dif ferent LGA module footprints Figure 3 LGA DevKit SM top view Figure 4 LGA DevKit SM underside view Error LED Configurable interruptible signals Adjustable supply Footprint indicator GPS Activity LEDs Channel select Activity LED USB VCP PWR Current test USB PWR Supply mode MAIN DIV MAIN and DIV antenna connectors are interchanged with the LGA D...

Page 11: ...on Industrial Multifootprint Power 80Pin DSB75 DSB Mini Connector ASC0 Micro USB NativeMicro USB RF Main DRX Antenna Connector On board Sim Connector Combinded Powering MCU control unit Error detection LED Footprint detection Button ON BTN Button RST BTN USB Data Module Signals Power SIM Antenna ASC0 Signal Module Signals StatusLEDS Power User Interface Connectors Power Block Logical Block Control...

Page 12: ...ower supply both USB ports should be used to improve power capabilities Note The modem s USB driver can be downloaded from the LGA DevKit s web page that can be reached by scanning the QR code 4 2 SIM On the LGA DevKit s underside you find a SIM card holder that is con nected to the module s regular SIM interface lines except for the CCIN line where the default jumper needs to be set for CCIN at t...

Page 13: ... the DSB connector marked green in Figure 7 Placing a jumper connects a line through a level shifter to the associated pin at the 2x40 pin connector at the underside of the LGA DevKit and thus to a connected DSB75 DSB Mini See also Figure 5 Not placing a jumper leaves a module signal open External periphery can also be connected to all accessible module signals directly When con necting other exte...

Page 14: ...e that this functionality is only available if the default jumper is set for EMERG_RST at the CONTROL pin block see Section 4 3 4 6 ASC0 Switch Module UART Interface Selection The ASC0 switch selects the module s UART communication interface either via USB VCP FTDI232R or via RS232 D Sub interface on the DSB75 DSB Mini Changing this from USB to RS232 during operation resets the FTDI VCP bridge in ...

Page 15: ...4 level shifters are accessible close to the patch field as well with the reference Vext and Vref The Vref related lev el shifter connections can also be accessed via four addi tional pads at the left underside of the LGA DevKit where additional pins may be soldered Attention The warranty may be lost if the patch field is sol dered Figure 9 Patch field LED Meaning RED Blinking continuously Module ...

Page 16: ... by an U FL connector named GPS All antenna interfaces have additional ESD protection implemented The LGA DevKit package includes a broad band high efficiency PCB antenna that can be used with the DevKit for all radio band combinations Figure 10 S11 MAIN antenna input return loss transmit direction with socket Figure 11 S21 MAIN antenna insertion loss transmit direction with socket Figure 12 S12 M...

Page 17: ...nough energy to support short 2G peak currents up to 2 5A 4 12 1 Supply Current Measurement The LGA DevKit supports three methods to measure the current consumption of the inserted module Measure the voltage across the on board 100 mOhm shunt resistor Measure the current by a current meter Power the module by an external power supply e g power analyzer All options require a jumper placed on the 4t...

Page 18: ... By default i e without an external reference voltage connected the interface operates at 3V to meet the DSB75 DSB Mini requirements But if it is required to operate the interface at another voltage an external source in the range between 1 2V 5V can be connected to REF IN and GND as shown in Figure 15 Figure 15 External reference supply and pin header for free level shifter Please note that this ...

Page 19: ...arameter Min Max Unit Voltage on USB ports 0 3 5 5 V Voltage on DSB port 0 3 5 5 V Voltage on signal pin header depending on used module 0 3 2 1 V Current signal pin header depending on used module 10 10 mA Voltage on external reference 0 3 6 V Socket single contact continues current 2 A Table 3 Operating and environmental conditions Parameter Min Max Unit Recommended operating condition 0 45 C St...

Page 20: ... EXT the DevKit expects the power on the DSB connector If you select USB the DevKit is powered by its USB ports and the DSB expects a separated power source Use the ASC0 switch to select the first UART If you select RS232 the modules ASC0 is conducted to the DSB and can be accessed on the D SUB connector If you select USB the UART can be accessed via USB VCP port Note that the USB VCP bridge will ...

Page 21: ...vKit with the DSB75 please complete the following steps Mount the LGA DevKit onto the DSB75 Insert the module Set PWR and ASC0 Check if all jumpers are placed at the pin header CONTROL ASC0_A and PWR Connect the host PC to DSB75 via Sub D Connect power to DSB75 and if needed to the LGA DevKit Press the ON button or the DSB75 IGT button Figure 17 LGA DevKit on DSB75 ...

Page 22: ...voltage for the I O domain at VDIG pad 10 of the LGA106 foot print Therefore please connect IO25 and VEXT via a jumper 7 2 BGS12 Operation For a proper start of BGS12 a connection between the module s ON signal in Control block and VREF in level shifter block is required 7 3 EMS31 Operation EMS31 V requires a pull up resistor for the SIM interface that is not automatically detected as with other m...

Page 23: ... sure that firmware updates are performed without interruption the default jumper at VEXT at the CONTROL pin header must be removed Instead this jumper needs to be placed at the LEVELSHIFTER pin header to connect VEXT_B and VREF Also with ENS22 the white ON LED blinks only very shortly and about 3 5 seconds before the module actually starts up ...

Page 24: ...ocument Cinterion LGA DevKit User Guide v02 New document Cinterion LGA DevKit User Guide v01 8 2 Related Documents 1 Hardware Interface Description for your Thales module 2 AT Command Set for your Thales module Chapter What is new 6 1 Added note regarding additional pull up resistor on DSB Mini 7 4 Added remark on ENS22 jumper settings required for firmware updates 9 Added placement and schematics...

Page 25: ...LGA DevKit is intended for evaluation and development purposes only and should therefore only be used in a laboratory test environment The device is not CE ap proved and has not been authorized as required by the rules of the FCC All persons handling the Cinterion LGA DevKit must be properly trained in electronics and observe good engineer ing practice standards Pacemaker patients are advised to k...

Page 26: ... C47 C48 C50 C51 C52 C53 C57 C58 C59 C60 C61 C62 C63 C64 C65 C66 C67 C68 C69 C70 C71 C72 C73 C74 C75 C76 C77 C78 CON8 D1 D2 D3 D5 IC1 IC2 IC3 IC4 IC5 IC6 IC 7 IC8 IC9 IC10 IC11 IC14 IC15 IC16 IC17 IC18 IC19 IC20 IC21 IC22 IC99 JP1 JP7 L28 L29 L30 L31 L32 L33L34 L35 LED7 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25 R27 R28 R29 R30 R31 R32 R33 R34 R35 R3...

Page 27: ..._PCI20_D4 2 GND VCC 4 3 IC9B GND VCC 18 16 IC9C R87 R88 TP57 TP61 R96 S1 A B R97 T15B R98 TP66 TP75 TP77 TP78 TP79 TP80 VOUT 5 VIN 1 EN 3 GND 2 BP 4 IC11 C75 C76 C77 C78 R99 LED9 R100 R101 D5 R103 CON2 GND GND CON3 GND GND TP4 TP5 TP6 TP10 T17A 5 3 4 T15A GND 2 GND 2 GND 2 ANT_GPS ANT_GPS AGND 3 AGND 3 VMIC 3 VMIC 3 MICN1 3 MICN1 3 EPP1 3 EPP1 3 EPN1 3 EPN1 3 MICP1 3 MICP1 3 I2CCLK 2 I2CCLK 2 I2CD...

Page 28: ...R56 T5B 2 6 1 3 1 5 4 2 T10 T14A T14B R26 T11B T11A JP2 1 2 3 4 5 6 7 8 9 10 FLT 6 DVDT 1 EN UVLO 2 GND 8 2 ILM 7 IN 3 2 OUT 5 T6 3 1 5 4 2 T16 3 1 5 4 2 C57 R57 LED6 R63 IC10 IN 9 2 EN 7 GND 5 2 OUT 1 2 FB 3 SS 6 PB 4 R75 5 3 4 T1A 2 6 1 T1B R76 R77 R78 R79 R80 R81 C73 C74 D2 D1 R84 R85 CON17 P 1 P 2 P 3 P 4 P 5 P 10 P 6 2 P 8 2 P 11 CON18 P 1 P 2 P 3 P 4 P 5 P 10 P 6 2 P 8 2 P 11 R60 R86 R90 R91...

Page 29: ... 5 A2 3 B2 6 VCC A 1 VCC B 8 GND 4 C59 C61 C62 C63 C64 C65 C66 JP6 1 2 3 4 5 6 7 8 9 10 11 12 JP7 1 2 3 4 SCL 1 VSS 2 SDA 3 VCC 4 NC 5 TP52 TP53 TP54 TP55 C67 C68 C69 C70 C71 R82 C72 T3A R83 TP59 TP60 T3B R89 TP11 TP12 TP16 TP17 TP18 TP73 TP74 TP82 TP83 D4 RTS0_X100 2 RTS0_X100 2 CTS0_X100 2 CTS0_X100 2 DTR0_X100 2 DTR0_X100 2 DSR0_X100 2 DSR0_X100 2 DCD0_X100 2 DCD0_X100 2 TXD0_X100 2 TXD0_X100 2...

Page 30: ... C31 C32 C33 C34 C39 C46 C47 C48 C50 C51 C52 C53 C57 C59 C60 C61 C62 C63 C64 C65 C66 C67 C68 C69 C70 C71 C72 C73 C74 C75 C76 C77 C78 CON8 D1 D2 D3 D5 IC1 IC2 IC3 IC4 IC5 IC6 IC7 IC9 IC10 IC11 IC14 IC15 IC16 IC17 IC18 IC19 IC20 IC21 IC22 IC99 JP1 JP7 L28 L29 L30 L31 L32 L33 L34 L35 LED7 LED8 PATCHFIELD R1 R2 R3 R4 R5 R6 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R24 R25 R27 R28 R29 R30 R31 R32...

Page 31: ... DNU17 DNU18 DNU19 PATCHFIELD_BOTTOM P 1 P 2 P 3 P 4 P 5 P 10 P 6 2 P 8 2 P 11 CON17 TP58 R3 JP1 1 2 3 4 LED8 GND 2 GND 2 GND 2 GND 2 ANT_GPS ANT_GPS AGND 3 AGND 3 VMIC 3 VMIC 3 MICN1 3 MICN1 3 EPP1 3 EPP1 3 EPN1 3 EPN1 3 MICP1 3 MICP1 3 I2CCLK 2 I2CCLK 2 I2CDAT 2 I2CDAT 2 ADC1 3 ADC1 3 FSDAI 3 FSDAI 3 RXDAI 3 RXDAI 3 TXDAI 3 TXDAI 3 GPIO8 3 GPIO8 3 GPIO7 3 GPIO7 3 GPIO6 3 GPIO6 3 GPIO5 3 GPIO5 3 ...

Page 32: ...3 R53 R54 R55 C48 R56 T5B 2 6 1 3 1 5 4 2 T10 T14A T14B R26 T11B T11A JP2 1 2 3 4 5 6 7 8 9 10 FLT 6 DVDT 1 EN UVLO 2 GND 8 2 ILM 7 IN 3 2 OUT 5 T6 3 1 5 4 2 T16 3 1 5 4 2 C57 R57 LED6 R63 IC10 IN 9 2 EN 7 GND 5 2 OUT 1 2 FB 3 SS 6 PB 4 R75 5 3 4 T1A 2 6 1 T1B R76 R77 R78 R79 R80 R81 C73 C74 D2 D1 R85 CON18 P 1 P 2 P 3 P 4 P 5 P 10 P 6 2 P 8 2 P 11 R60 R86 R90 R91 R92 T8B R93 R94 R95 TP62 TP63 TP6...

Page 33: ...2 C63 C64 C65 C66 JP6 1 2 3 4 5 6 7 8 9 10 11 12 JP7 1 2 3 4 SCL 1 VSS 2 SDA 3 VCC 4 NC 5 TP52 TP53 TP54 TP55 C67 C68 C69 C70 C71 R82 C72 T3A R83 TP59 TP60 T3B R89 TP11 TP12 TP16 TP17 TP18 TP73 TP74 TP82 TP83 D4 TP56 TP84 TP85 TP86 TP87 TP88 TP89 TP90 TP91 RTS0_X100 2 RTS0_X100 2 CTS0_X100 2 CTS0_X100 2 DTR0_X100 2 DTR0_X100 2 DSR0_X100 2 DSR0_X100 2 DCD0_X100 2 DCD0_X100 2 TXD0_X100 2 TXD0_X100 2...

Page 34: ...GA DevKit s PCB revision B22 built in a smaller quantity has a limited footprint detec tion Modules with bold lettering QUALCOMM e g EXS81 or wrongly positioned RohS sym bol e g ELS61 81 on the module s underside might be detected as a wrong footprint and will therefore not be powered up This limitation has been improved in conjunction with the socket s module footprint PCB B22 Error LED TXD0 LED ...

Page 35: ... Figure 20 and Figure 21 shows measurements with the old LGA DevKit socket re garding the S11 DevKit s MAIN antenna module RF path as well as the S21 DevKit s MAIN an tenna RF path loss Measurement results for the new LGA DevKit socket are shown above in Section 4 11 Figure 20 S11 MAIN antenna input return loss transmit direction with old socket Figure 21 S21 MAIN antenna insertion loss transmit d...

Page 36: ...ALES DIS AIS Deutschland GmbH Werinherstrasse 81 81541 Munich Germany Thales 2020 All rights reserved Thales the Thales logo are trademarks and service marks of Thales and are registered in certain countries ...

Reviews: