manualshive.com logo in svg

Texas Instruments TPS6594-Q1 Series, User Manual, Page: 16 / 28

Share
Download
Texas Instruments TPS6594-Q1 Series User Manual Download Page 16

VCCA

SW_B1

OSC32KIN

OSC32KCAP

OSC32KOUT

OVPGDRV

FB_B1

VCCA

Q1

47µF

C24

L1 470nH

10V

D1

J6

C3

J1

VOUT_B1

J2

J3

J4

J5

L2 470nH

L3 470nH

L4 470nH

L5 470nH

VOUT_LDOVINT
VOUT_LDOVRTC

VOUT_LDO1

VOUT_LDO2

VOUT_LDO3

VOUT_LDO4

VSYS

680µF

C79

AMUXOUT

PVIN_LDO4

PVIN_LDO3

PVIN_LDO12

C55

10uF

TP1

TP2

Note: The capacitors in the schematic are populated
for max load use case; actual capacitor placement
should be reconfigured according to actual use cases.

nPWRON_S

10k

R27

1

2

S1

Note: Jumper on J37-2-3 for Master to provide power

on signal (LDOVINT) for slaves; all slaves jumper on

J37-1-2 to get power on signal (ENABLE) from master.

No jumper on J37 when single PMIC is used.

VOUT_LDOVINT

2.2uF

C8

2.2uF

C10

2.2uF

C11

2.2uF

C12

2.2uF

C13

2.2uF

C15

VIO_IN

SW_B2

SW_B3

SW_B4

SW_B5

FB_B2

FB_B3

FB_B4

FB_B5

FB_B1

FB_B3

FB_B4

FB_B5

FB_B2

Phase Config

R2/R3

R4/R5

R6/R7

J23 J24

J25

1 (4)

R2

-

-

Y

Y

Y

2 (3+1)

R2

-

R7

Y

Y

N

3 (2+1+1)

R2

R5

R7

Y

N

N

4 (1+1+1+1)

R3

R5

R7

N

N

N

5 (2+2)

R2

R5

R6

Y

N

Y

1

2

3

4

5

6

J16

1

2

3

4

5

6

J17

VOUT_B1

VOUT_B2

VOUT_B2

VOUT_B3

VOUT_B1

VOUT_B3

VOUT_B4

VOUT_B4

240

R20

240

R21

10k

R8

VIO_IN

VCCA

PVIN_LDO4

VOUT_LDO4

D3

D4

D5

TP4

TP5

TP14

TP3

150uF

C2

0.002

R25

10k

R28

10k

R33

VOUT_LDO3

PVIN_LDO3

VOUT_LDO3

PVIN_LDO3

PVIN_LDO4

2.2uF

C4

VCCA

SDA_I2C1/SDI_SPI

SCL_I2C1/SCK_SPI

0.47uF

C9

0.47uF

C14

10uF

C36

0.1µF

C35

0.1µF

C39

47µF

C29

1µF

C68

22uF

C18

47µF

C25

VOUT_B2

47µF

C30

22uF

C19

47µF

C26

47µF

C31

22uF

C20

47µF

C27

47µF

C32

22uF

C21

47µF

C28

47µF

C33

22uF

C22

VOUT_B3

VOUT_B4

VOUT_B5

C63

10uF

1µF

C74

C60

10uF

0.1µF

C40

0.1µF

C43

1µF

C71

C65

10uF

1µF

C76

C61

10uF

0.1µF

C41

0.1µF

C44

1µF

C72

C66

10uF

1µF

C77

C59

10uF

0.1µF

C37

0.1µF

C42

1µF

C70

C64

10uF

1µF

C75

C54

10uF

0.1µF

C34

0.1µF

C38

1µF

C67

47µF

C45

47µF

C49

C62

10uF

1µF

C73

0.1µF

C23

TPS65941-Q1

VOUT_LDO2

11

OSC32KIN

38

GPIO2

33

SW_B2

15

SW_B5

34

REFGND2

6

PVIN_B2

17

GPIO4

47

VSYS_SENSE

51

VOUT_LDO3

9

INT

14

OVPGDRV

52

VOUT_LDOVRTC

3

PVIN_LDO12

12

REFGND1

5

FB_B3

49

VOUT_LDO4

7

RSTOUT

25

PVIN_B4

54

GND

57

EN_DRV

29

GPIO8

41

SDA_I2C1/SDI_SPI

30

FB_B1

22

VOUT_LDO1

13

OSC32KCAP

40

SCL_I2C1/SCK_SPI

31

PVIN_B1

26

GPIO5

23

GPIO6

24

GPIO7

18

GPIO9

19

SW_B3

43

VIO_IN

48

SW_B3

44

SW_B1

27

VOUT_LDOVINT

2

VCCA

4

PVIN_B3

45

PWRON/ENABLE

20

GPIO10

42

VBACKUP

36

SW_B4

56

PVIN_LDO3

10

SW_B2

16

PVIN_B5

35

FB_B5

37

SW_B4

55

FB_B2

21

AMUXOUT

1

OSC32KOUT

39

GPIO1

32

FB_B4

50

GPIO11

53

SW_B1

28

PVIN_LDO4

8

GPIO3

46

U1

2.2uF

C5

2.2uF

C6

VOUT_LDO4

1

2

3

4

5

J32

1

2

3

4

5

J33

1

2

3

4

5

J35

1

2

3

4

5

J34

GPIO3
GPIO4

GPIO7

GPIO8
GPIO9

GPIO11

GPIO7

nINT

EN_DRV

0

R1

0

R2

0

R3

0

R4

0

R5

0

R6

0

R7

0

R67

nPWRON

nRSTOUT

1

2

3

4

5

J36

10uF

C47

0

R26

47µF

C46

47µF

C50

47µF

C51

47µF

C56

47µF

C52

47µF

C57

47µF

C48

47µF

C53

_S

_S

_S

_S

_S

_S

_S

_S

VBACKUP

For LDOs PSRR, line and load

regulation measurements

1

2

32.768kHz

Y1

1

2
3

J18

1
2
3

J19

1

2
3

J20

1
2
3

J21

1
2
3

J26

1
2
3

J37

10uF

C58

10uF

C69

10uF

C78

J23

J25

J24

VOUT_B2

VOUT_B3

VOUT_B1

VOUT_B4

VOUT_LDOVINT

VOUT_LDOVRTC

VIO_IN

1.2k

R22

1.2k

R23

1.2k

R24

GPIO11

nPWRON

TP9

TP10

TP11

TP12

TP13

SCLK_SPMI

SDATA_SPMI

nERR_SoC

nERR_MCU

GPIO2

GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
GPIO9
GPIO10
GPIO11

VOUT_LDOVINT

VOUT_LDOVRTC

VOUT_LDO1
VOUT_LDO2
VOUT_LDO3
VOUT_LDO4

VOUT_B1
VOUT_B2
VOUT_B3
VOUT_B4
VOUT_B5

TP6

TP7

0

R35

0

R36

22uF

C1

22uF

C94

GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
GPIO9
GPIO10
GPIO11

10k

R9

10k

R10

10k

R11

10k

R12

10k

R13

10k

R14

10k

R15

10k

R16

10k

R17

10k

R18

GPIO1

VCCA_S

GPIO3

TP8

GPIO1

GPIO10

0.1µF

C93

3300pF

C102

0.1µF

C99

3300pF

C104

0.1µF

C100

3300pF

C103

3300pF

C101

3300pF

C105

VSYS

VCCA

VIO_IN

VCCA_S

0

R40

VCCA

0.1µF

C106

D2

5

4

1
2
3

6
7

J13

5

4

1
2
3

6
7

J12

0

R58

0

R65

6pF

C16

6pF

C17

22uF

C7

SCL_I2C2/CS_SPI

SDA_I2C2/SDO_SPI

5

4

1

2
3

6
7

J14

AMUXOUT

TRIG_WDG

TRIG_WDG

SYNCCLKIN

5

4

1
2
3

6
7
8
9
10
11

J7

5

4

1
2
3

6
7
8
9
10
11

J8

5

4

1
2
3

6
7
8
9
10
11

J9

5

4

1
2
3

6
7
8
9
10
11

J10

5

4

1
2
3

6
7
8
9
10
11

J11

GPIO1

100

R32

GPIO1

GPIO2

VIO_IN

nINT

EN_DRV

nPWRON

nRSTOUT

VSYS

SPI_EN

OVPGDRV

VSYS_SENSE

VSYS_SENSE

0

R19

100

R51

100

R54

0

R39

0

R83

5

4

1
2
3

6
7
8
9
10
11

J15

6

7

1

U2A

V+

3

V-

12

U2E

4

5

2

U2B

8

9

14

U2C

10k

R37

10k

R38

VCCA

240

R30

GNDS

GNDS

GNDS

GNDS

GNDS

GNDS

GNDS

GNDS

GNDS

GNDS

D7

MCUVCC

+VBUS

NT1

USB_3V3

Force

Sense

MCUVCC

NT2

NT3

Schematic, Layout, and Bill of Materials

www.ti.com

16

SLVUBT0 – December 2019

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated

TPS6594x-Q1 Evaluation Module

6

Schematic, Layout, and Bill of Materials

Figure 10. Schematic Page 1

Summary of Contents for TPS6594-Q1 Series

Page 1: ... 3 2 2 Getting Started Multiple EVM Evaluation 4 2 3 The GUI Tool 4 3 EVM Details 5 3 1 Terminal Blocks 5 3 2 Test Point Descriptions 5 3 3 Configuration Headers 6 3 4 Signal Headers 8 3 5 Stack up Headers 9 3 6 Connectors 12 3 7 EVM Control GPIO and additional regulators 12 4 Customization 12 4 1 Changing the Communication Interface 12 4 2 Changing the Phase Configuration 14 5 Additional Resource...

Page 2: ...Layer 5 22 17 Layout Bottom 23 List of Tables 1 EVM Descriptions 3 2 Terminal Blocks 5 3 Test Point Descriptions 5 4 Header J7 Description 6 5 Header J26 VBACKUP 7 6 Header J30 VIO_IN Voltage Select 7 7 Header J15 USB_3V3 VSYS VBUS GPIO1 I2C SPI 7 8 Header J8 Pullup Voltages 9 9 Header J37 Master Slave Select 11 10 EVM LED Indicators 12 11 Bill of Materials of Balance of Components 24 ...

Page 3: ...tarted and to accelerate development Table 1 EVM Descriptions EVM Part Number PMIC Device Part Number Mode NVM Phase Configuration Components on the Back Side of EVM R1 R7 J23 J24 J25 TPS659413EVM PTPS659413F0RW ERQ1 Master BUCK1 BUCK2 BUCK3 BUCK4 and BUCK5 R1 R2 R5 and R7 J23 TPS659411EVM PTPS659411F0RW ERQ1 Slave BUCK1 BUCK2 BUCK3 BUCK4 and BUCK5 R1 R2 R4 and R6 J23 J24 and J25 2 Getting Started...

Page 4: ...ovided that the total load is less than 3 W This removes the requirement for a separate supply when evaluating a number of the digital features of the PMIC with the EVM The three distinguishing characteristics of the slave EVM are the PMIC the backside components described in Figure 9 and the jumper position on J37 With the jumper on J37 placed in the slave position the ENABLE pin of the slave PMI...

Page 5: ...ommunication protocol 3 1 Terminal Blocks The terminal blocks are simple push and release terminals which can accommodate wire sizes up to 14 AWG Table 2 lists the terminal blocks found around the perimeter of the EVM J6 VSYS_IN is the input voltage for all regulators BUCK and LDO 1 The remaining 5 terminal blocks are the BUCK outputs Table 2 Terminal Blocks Terminal Designator Description VSYS_IN...

Page 6: ...communication between the MCU and the PMIC is enabled TRIG_WDG GPIO2 SDA2 SDO Open GPIO mode GPIO2 from PMIC is connected to PM7 of the MCU through a level translator TRIG_WDG GPIO2 Closed Trigger Watchdog mode GPIO2 of the PMIC should be in the Alternative function to support the watchdog trigger input signal GPIO2 from the PMIC is connected to the MCU output and TRIG_WDG GPIO2 SDA2 SDO Closed De...

Page 7: ... case Table 6 Header J30 VIO_IN Voltage Select Configuration Description Open Not Allowed 1 8 V or 3 3 V must be selected VIO Select 3 3 V Closed Default VIO_IN is 3 3 V VIO Select 1 8 V Closed VIO_IN is 1 8 V In addition to J7 and J26 the lower portion of J15 is also used for the selection of VSYS and GPIO1 Table 7 Header J15 USB_3V3 VSYS VBUS GPIO1 I2C SPI Configuration Description USB_3V3 VSYS ...

Page 8: ...to measure Power Supply Rejection Ratio PSRR on LDO3 and LDO4 All pins of J20 are connected to the VCCA and J20 is placed next to J21 to easily connect all the LDO power inputs to the VCCA this is the default jumper configuration An external power supply for the LDOs can also be applied directly to J21 Figure 3 LDO Headers NOTE J13 and J14 provide the same LDO outputs however J13 should only be us...

Page 9: ...and GPIO4 Input Type Selection Power Domain is VRTC 5 6 VOUT_LDOVINT GPIO5 and GPIO6 Output Type Selection Power Domain is VINT 3 5 Stack up Headers As shown in multiple boards can be configured into a master slave relationship 1 master and up to 5 slaves and physically stacked upon each other VCCA and GND are shared between boards on headers J27 and J28 Communication between the boards is shared ...

Page 10: ...of the PMIC are connected through J37 When multiple PMICs are stacked as shown in Figure 6 the expectation is that the master is placed in master mode connecting the stackable signal nPWRON_S and the VOUT_LDOVINT By using this stackup configuration one or more of the slaves power up sequence will always follow the master When in master mode or when the header J37 is left open the nPWRON ENABLE pin...

Page 11: ...e for Master and One or More Slaves Table 9 Header J37 Master Slave Select Configuration Description Open When used as a single PMIC no stacking ENABLE is connected to a pullup and therefore automatically enabled S1 can be used to generate edges or change the level Slave M S Select Closed Slave Mode The PMIC signal ENABLE is connected to the nPWRON_S signal which is from the master s VOUT_LDOVINT ...

Page 12: ...ranslators the TS3A5018RSVR switch is used to apply the pullup voltages to the I2 C lines only when the EVM is a master J37 The application of the pullup resistors is for I2 C mode only and is only intended for one board in a stack up application Note in the stack up configuration only one board can have a valid VBUS voltage on the board This means that the master board can have a connected USB ca...

Page 13: ...ng this jumper will connect the micro controller to the SPI bus which is connected to all available PMICs through the EVM stack connection through J29 In a multiple EVM stackup this jumper should only be placed on the EVM with the USB connection to the host computer The SPI does not have a device ID and therefor the chip select is used to determine which PMIC will receive and respond to commands o...

Page 14: ...ortant that the phase configuration of the EVM matches the phase configuration of the PMIC Specific consideration should be given to BUCK3 and BUCK4 in phase configurations 1 and 2 since these regulators have independent feedback circuits which can be configured to measure external supplies FB_B3 and FB_B4 are made available on test points TP6 and TP7 respectively If the voltage monitors associate...

Page 15: ...struments Incorporated TPS6594x Q1 Evaluation Module Figure 9 Phase Configuration Components 5 Additional Resources Programmable Processor PMIC s GUI User s Guide TPS65921 Q1 Power Management IC PMIC With 4 Phase 14 A Buck for ProcessorsTPS65921 Q1 Power Management IC PMIC With 4 Phase 14 A Buck for Processors ...

Page 16: ..._IN 48 SW_B3 44 SW_B1 27 VOUT_LDOVINT 2 VCCA 4 PVIN_B3 45 PWRON ENABLE 20 GPIO10 42 VBACKUP 36 SW_B4 56 PVIN_LDO3 10 SW_B2 16 PVIN_B5 35 FB_B5 37 SW_B4 55 FB_B2 21 AMUXOUT 1 OSC32KOUT 39 GPIO1 32 FB_B4 50 GPIO11 53 SW_B1 28 PVIN_LDO4 8 GPIO3 46 U1 2 2uF C5 2 2uF C6 VOUT_LDO4 1 2 3 4 5 J32 1 2 3 4 5 J33 1 2 3 4 5 J35 1 2 3 4 5 J34 GPIO3 GPIO4 GPIO7 GPIO8 GPIO9 GPIO11 GPIO7 nINT EN_DRV 0 R1 0 R2 0 R...

Page 17: ...ND 55 GND 58 VBAT 68 VDD 69 VDD 79 GND 80 VDDC 87 VDD 90 VDD 101 VDD 113 GND 114 VDDC 115 VDD 122 MSP432E401YTPDTR U3D 4 87k R43 4 87k R41 SDA_I2C2 SDO_SPI SCL_I2C1 SCK_SPI SDA2 SCL2 SDA1 SDI SDA2 SDO SDA_I2C1 SDI_SPI nPWRON_S IO1 IO11 nINT3P3 100 R45 1 0M R68 1 0M R69 1 0M R60 2 2uF C85 2 2uF C86 2 2uF C88 1 0k R61 1 2k R50 SCL_I2C1 SCK_SPI 2 2uF C91 VCC3P3 2 2uF C97 2 2uF C96 2 2uF C81 VIO_IN MC...

Page 18: ...matic Layout and Bill of Materials www ti com 18 SLVUBT0 December 2019 Submit Documentation Feedback Copyright 2019 Texas Instruments Incorporated TPS6594x Q1 Evaluation Module Figure 12 Layout Top Layer 1 ...

Page 19: ...i com Schematic Layout and Bill of Materials 19 SLVUBT0 December 2019 Submit Documentation Feedback Copyright 2019 Texas Instruments Incorporated TPS6594x Q1 Evaluation Module Figure 13 Layout Ground Layer 2 ...

Page 20: ...atic Layout and Bill of Materials www ti com 20 SLVUBT0 December 2019 Submit Documentation Feedback Copyright 2019 Texas Instruments Incorporated TPS6594x Q1 Evaluation Module Figure 14 Layout Signal Layer 3 ...

Page 21: ...i com Schematic Layout and Bill of Materials 21 SLVUBT0 December 2019 Submit Documentation Feedback Copyright 2019 Texas Instruments Incorporated TPS6594x Q1 Evaluation Module Figure 15 Layout Signal Layer 4 ...

Page 22: ...atic Layout and Bill of Materials www ti com 22 SLVUBT0 December 2019 Submit Documentation Feedback Copyright 2019 Texas Instruments Incorporated TPS6594x Q1 Evaluation Module Figure 16 Layout Ground Layer 5 ...

Page 23: ...ww ti com Schematic Layout and Bill of Materials 23 SLVUBT0 December 2019 Submit Documentation Feedback Copyright 2019 Texas Instruments Incorporated TPS6594x Q1 Evaluation Module Figure 17 Layout Bottom ...

Page 24: ...R70J476ME 19L C36 C47 C58 C69 C78 5 10 µf CAP CERM 10 µf 16 V 10 X7S AEC Q200 Grade 1 0805 0805 CGA4J1X7S1C106K 125AC C45 C46 C48 C49 C50 C51 C52 C53 C56 C57 10 Chip Multilayer Ceramic Capacitors for Automotive 1206 3216 Metric GCM31CD70G476M E C54 C55 C59 C60 C61 C62 C63 C64 C65 C66 10 10 µf CAP CERM 10 µF 4 V 20 1 6x0 8 mm 1 6x0 8 mm NFM18HC106D0G3 C67 C68 C70 C71 C72 C73 C74 C75 C76 C77 C84 11 ...

Page 25: ...in Film 470 nH 5 3 A 0 021 Ω AEC Q200 Grade 0 SMD TDK Inductor TFM322512ALMAR4 7MTAA LBL1 1 PCB Label 0 650 x 0 200 in THT 14 423 10 MP1 MP2 MP3 MP4 4 SPACER FC2058 440 A Q1 1 30 V MOSFET N CH 30 V 27 2 A AEC Q101 SO 8FL SO 8FL NVMFS4C05NT1G R1 R2 R4 R6 R19 R26 R35 R36 R39 R40 R58 R65 R67 R83 14 0 RES 0 5 0 063 W AEC Q200 Grade 0 0402 0402 RK73Z1ETTP R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R27 R...

Page 26: ...iniature Red TH Red Miniature Testpoint 5000 TP3 TP4 TP5 TP14 4 PC Test Point SMT PC Test Point SMT 5017 TP6 TP7 TP8 3 Test Point Miniature Yellow TH Yellow Miniature Testpoint 5004 U1 1 Power Management IC PMIC With 4 Phase 14 A Buck for Processors RVJ0056A VQFN 56 RVJ0056A TPS65941 Q1 U2 1 AEC Q100 Quad Comparator PW0014A TSSOP 14 PW0014A LM2901AVQPWRQ1 U3 1 MSP432E401YTPDT PDT0128A TQFP 128 PDT...

Page 27: ...1X7R0J226M 160AC C3 0 47000 µf CAP Electric Double Layer 47000 µf 5 5 V 80 20 TH Horizontal D11 5x5 mm DX 5R5H473U C79 0 680 µf CAP TA 680 µF 6 3 V 10 0 023 Ω AEC Q200 Grade 1 SMD 7343 40 T510X687K006AGA0 23 FID6 0 Fiducial mark There is nothing to buy or mount N A N A J16 J17 0 Receptacle 2 5 mm 3x2 Gold SMT Receptacle 2 5 mm 3x2 SMT 6651712 1 J32 J33 J34 J35 J36 0 SMA Jack Straight 50 Ω Gold TH ...

Page 28: ...se resources are subject to change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and display of these resources is prohibited No license is granted to any other TI intellectual property right or to any third party intellectual property right TI disclaims responsibility for...

Reviews:

No comments