Master
VOUT_LDOVINT
nPWRON_S
nPWRON/ENABLE
J37
J29
Slave
VOUT_LDOVINT
nPWRON/ENABLE
J37
J29
Slave
VOUT_LDOVINT
nPWRON/ENABLE
J37
J29
nPWRON_S
nPWRON_S
EVM Details
11
SLVUBT0 – December 2019
Copyright © 2019, Texas Instruments Incorporated
TPS6594x-Q1 Evaluation Module
Figure 6. Header J37, Recommended Power Sequence (Enable) for Master and One or More Slaves
Table 9. Header J37 Master/Slave Select
Configuration
Description
Open
When used as a single PMIC (no stacking). ENABLE is
connected to a pullup and therefore automatically enabled. S1
can be used to generate edges or change the level.
Slave, M/S Select: Closed
Slave Mode. The PMIC signal ENABLE is connected to the
nPWRON_S signal which is from the master's VOUT_LDOVINT.
M/S Select, Master: Closed
Master Mode. The PMIC signal, VOUT_LDOVINT, is connected
to the nPWRON_S which will be the ENABLE signal on the
PMICs connected as slaves.