background image

SPI

ENABLE

CONFIG

I2C

AVS-I2C

DCDC OUTPUT

LOAD SWITCH

VDCDC1

VDCDC2

VDCDC3

VDCDC4

LSI

LSO

LDO SUPPLY

VINLDO1210

VINLDO3

VINLDO4

VINLDO5

VINLDO67

VINLDO8

VINLDO9

LDO OUTPUT

VLDO1

VLDO2

VLDO3

VLDO4

VLDO5

VLDO6

VLDO7

VLDO8

VLDO9

VLDO10

SUPPLY INPUT

CLK_REQ1

CLK_REQ2

PWR_REQ

3V to 5V

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

S+

S-

S+

S+

S+

S-

VREF1V25

GND

VDDIO

GND

SLEEP

GND

INT1

GND

NRESPWRON

GND

SCL_AVS

GND

SDA_AVS

GND

VCON_CLK

GND

VCON_PWM

GND

CPCAP_WDI

LDOAO

OMAP_WDI

VDDIO

EN_LS1

GND

VDDIO

EN_LS0

GND

VDDIO

EN4

GND

VDDIO

EN3

GND

VDDIO

EN2

GND

VDDIO

EN1

GND

LDOA0

CONFIG1

GND

LDOA0

CONFIG2

GND

LDOA0

DEF_SPI_I2C

GND

LSI

VCCS_VIN_MON

VBAT

VCCS_VIN_MON

GND

LDOA0

PWRON

VDDIO

(JP12)

PWRHOLD

GND

PWRON

GND

Components with no values are not installed.

1

VDDIO

VBAT

GND

PWRHOLD

JP8

JP9

JP1

JP2

JP3

JP4

JP5

1

2

J28

1

2

3

4

J29

JP6

JP7

1

2

J30

1

2

J31

1

2

J35

1

2

J36

1

2

3

4

5

6

7

8

9

10

J37

1

2

3

4

5

6

7

8

9

10

J38

1

2

3

4

5

6

J39

1

2

3

4

J32

R30

3.30k

R31

3.30k

R32

3.30k

R33

3.30k

1

2

J34

1

2

3

4

5

6

J3

C32 10uF

R26

0

R27

0

1

2

3

4

5

6

J4

C33 10uF

R28

0

1

2

3

4

5

6

J5

C34 10uF

R29

0

1

2

3

4

5

6

J6

C35 10uF

R34

0

R35

0

1

2

3

4

J26

1

2

3

4

J27

1

2

J9

1

2

J10

1

2

J11

1

2

J12

C36

2.2uF

C37

2.2uF

C38

2.2uF

C39

2.2uF

R36

R37

0

R38

R39

R40

R41

0

R42

R43

0

R44

R45

0

1

2

J13

C40

2.2uF

R46

R47

0

1

2

J14

C41

2.2uF

R48

R49

0

1

2

J15

C42

2.2uF

R50

R51

0

1

2

J16

C43 2.2uF

1

2

J17

C44 2.2uF

1

2

J18

C45 2.2uF

1

2

J19

C46 2.2uF

1

2

J20

C47 2.2uF

1

2

J21

C48 2.2uF

1

2

J22

C49 2.2uF

1

2

J23

C50 2.2uF

1

2

J24

C51 2.2uF

1

2

J25

C52 2.2uF

1

2

3

4

5

6

J7

C54 10uF

R53

0

R54

R56

R57

R58
0

JP11

S1

R18
10.0k

1

2

J33

C55

4.7uF

R23

3.30k

1

2

J41

1

2

J42

R60

R61

C56

22uF

R4

0

JP10

R25

R52

R55

R59

R62

JP12

LDOAO

LDOAO

LDOAO

CONFIG1

CONFIG2

DEF_SPI_I2C

EN1_DCDC1

EN2_DCDC2

EN3_DCDC3

EN4_DCDC4

CPCAP_WDI

NRESPWRON

LDOAO

EN_LS0

EN_LS1

VREF1V25

VDDIO

SLEEP

INT1

SDA_MOSI

SCL_CLK

SDA_AVS

GPIO2_CE

SDA_MOSI

SCL_CLK

GPIO1_MISO

VDDIO

OMAP_WDI

VDDIO

VCON_CLK

VCON_PWM

VDDIO

VDDIO

SCL_AVS

VCCS_VIN_MON

VBAT

LSI

VDCDC1

VDCDC1_SENSE

VDCDC1_GND_SENSE

VDCDC2

VDCDC2_SENSE

VDCDC3

VDCDC3_SENSE

VDCDC4

VDCDC4_SENSE

VDCDC4_GND_SENSE

LSI

LSO

VINLDO1210

VINLDO3

VINLDO4

VINLDO5

VDCDC3

VBAT

VDCDC2

VDCDC3

VDCDC2

VBAT

VDCDC2

VBAT

VDCDC3

VBAT

VINLDO67

VDCDC3

VBAT

VINLDO8

VDCDC3

VBAT

VINLDO9

VDCDC3

VBAT

VLDO1

VLDO2

VLDO3

VLDO4

VLDO5

VLDO6

VLDO7

VLDO8

VLDO9

VLDO10

VBAT

LSI

VBAT

LSI

LSO

VBAT

VDCDC2

LDOAO

VDDIO

PWRHOLD

PWRON

SCL_AVS

SDA_AVS

VDDIO

VDDIO

VDDIO

VCC

VDCDC2

VDCDC2

VDCDC2

VDCDC2

VDCDC3

www.ti.com

Schematic Diagram

Figure 2. TPS65912xEVM-081 Schematic Page 2/2

5

SLVU750A – July 2012 – Revised May 2013

TPS65912xEVM-081

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated

Summary of Contents for TPS65912xEVM-081

Page 1: ...Conventions EVM Evaluation Module PMU Power Management Unit IC Integrated Circuit PMIC Power Management Integrated Circuit BOM Bill of Materials PCB Printed circuit board GUI Graphical User Interface...

Page 2: ...io frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules which are designed to provide reasonable protection agains...

Page 3: ...1 allows evaluation of the IC and serves a reference design 1 1 Introduction to Using the TPS65912xEVM 081 Make a copy of this user s guide available to the operator of this EVM 3 SLVU750A July 2012 R...

Page 4: ...4 2 2uF C15 2 2uF C16 2 2uF C17 2 2uF C18 2 2uF C19 2 2uF C20 2 2uF C21 2 2uF C22 2 2uF C23 2 2uF C24 4 7uF C25 4 7uF C26 4 7uF C27 4 7uF D1 LTST C190YKT D2 LTST C190GKT D3 LTST C190CKT C28 220nF C29...

Page 5: ...uF R36 R37 0 R38 R39 R40 R41 0 R42 R43 0 R44 R45 0 1 2 J13 C40 2 2uF R46 R47 0 1 2 J14 C41 2 2uF R48 R49 0 1 2 J15 C42 2 2uF R50 R51 0 1 2 J16 C43 2 2uF 1 2 J17 C44 2 2uF 1 2 J18 C45 2 2uF 1 2 J19 C46...

Page 6: ...he EVM board layout is detailed in the following images Figure 3 TPS65912xEVM 081 Layout Top 6 TPS65912xEVM 081 SLVU750A July 2012 Revised May 2013 Submit Documentation Feedback Copyright 2012 2013 Te...

Page 7: ...www ti com Layout Figure 4 TPS65912xEVM 081 Layout Layer 2 7 SLVU750A July 2012 Revised May 2013 TPS65912xEVM 081 Submit Documentation Feedback Copyright 2012 2013 Texas Instruments Incorporated...

Page 8: ...Layout www ti com Figure 5 TPS65912xEVM 081 Layout Layer 3 8 TPS65912xEVM 081 SLVU750A July 2012 Revised May 2013 Submit Documentation Feedback Copyright 2012 2013 Texas Instruments Incorporated...

Page 9: ...www ti com Layout Figure 6 TPS65912xEVM 081 Layout Layer 4 9 SLVU750A July 2012 Revised May 2013 TPS65912xEVM 081 Submit Documentation Feedback Copyright 2012 2013 Texas Instruments Incorporated...

Page 10: ...Layout www ti com Figure 7 TPS65912xEVM 081 Layout Layer 5 10 TPS65912xEVM 081 SLVU750A July 2012 Revised May 2013 Submit Documentation Feedback Copyright 2012 2013 Texas Instruments Incorporated...

Page 11: ...www ti com Layout Figure 8 TPS65912xEVM 081 Layout Bottom 11 SLVU750A July 2012 Revised May 2013 TPS65912xEVM 081 Submit Documentation Feedback Copyright 2012 2013 Texas Instruments Incorporated...

Page 12: ...tween pin2 and pin3 JP10 Between pin2 and pin3 JP11 Between pin1 and pin2 4 3 Power Supply Connections Set the 5 V power supply to the off state and connect it to the VBAT input header J9 positive lea...

Page 13: ...DCDC2 and DCDC3 The GND terminal of the output capacitor requires a low impedance connection to the respective PGND pin as in case where the internal low side switch is closed the current flows in th...

Page 14: ...ltage feedback pins for DCDC1 to The pins are high impedance MR and sensible to noise from VDCDC2 DCDC4 the switch node The trace should not be routed in parallel to DCDC3 VDCDC the L traces and shoul...

Page 15: ...ata sheet of TPS65912 shows its pinout as bottom view 5 3 1 Connection to Power GND Figure 9 Example for Item1 GND Connections for Elements in DCDC1 Figure 10 Example for Item 1 GND Plane 15 SLVU750A...

Page 16: ...11 Example for Item 2 GND Connections for Elements in DCDC1 5 3 3 Analog Supply Figure 12 Example for Item 3 Analog Supply 16 TPS65912xEVM 081 SLVU750A July 2012 Revised May 2013 Submit Documentation...

Page 17: ...iderations 5 3 4 Inductor Figure 13 Example for Item 4 Inductor Location and Routing 17 SLVU750A July 2012 Revised May 2013 TPS65912xEVM 081 Submit Documentation Feedback Copyright 2012 2013 Texas Ins...

Page 18: ...tput Voltage Feedback and Remote Sensing Figure 14 Example for Items 5 and 6 DCDC Feedback and Remote Sensing 18 TPS65912xEVM 081 SLVU750A July 2012 Revised May 2013 Submit Documentation Feedback Copy...

Page 19: ...ple for Item 7 Vcc Analog Supply Voltage 5 3 7 Analog Digital and Power GND Connections Figure 16 Example for Item 8 Connection of PGND to GND 19 SLVU750A July 2012 Revised May 2013 TPS65912xEVM 081 S...

Page 20: ...ions www ti com Figure 17 Example for Item 8 Connection of AGND and DGND to GND 20 TPS65912xEVM 081 SLVU750A July 2012 Revised May 2013 Submit Documentation Feedback Copyright 2012 2013 Texas Instrume...

Page 21: ...Module User s Guide SLLU093 for detailed operating instructions of the USB TO GPIO interface Connect the 10 pin ribbon cable to J60 of the EVM Connect the USB cable of the USB TO GPIO to the PC An ov...

Page 22: ...5 pin 100 mil spacing 4 wall 0 338 0 788 in N2510 6002RB 3M 1 1 J39 30306 6002HB Connector male right angle 2 3 pin 100 mil spacing 0 100 in 2X3 30306 6002HB 3M shrouded 1 1 J40 PEC07SAAN Header male...

Page 23: ...SOR POWER BGA TPS659122YFF TI 0 0 U2 Open IC REAL TIME CLOCK WITH I2C SERIAL INTERFACE SO IDT1337DCGI IDT 0 0 Y1 Open Oscillator SMT xxMHz 3ppm per year 3 2 5 mm CXO 7CxxMHz TXC 0 0 Y2 Open Clock osci...

Page 24: ...sponsible for compliance with all legal regulatory and safety related requirements concerning its products and any use of TI components in its applications notwithstanding any applications related inf...

Page 25: ...Mouser Electronics Authorized Distributor Click to View Pricing Inventory Delivery Lifecycle Information Texas Instruments TPS659122EVM 081 TPS659121EVM 081...

Reviews: