Board Layout
www.ti.com
4
Board Layout
Figure 13
and
Figure 14
illustrate the TPL5010EVM board layouts.
Figure 13. Top Layer
14
TPL5010 Evaluation Module
SNAU173 – January 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated