Texas Instruments OMAP36 Series, Technical Reference Manual, Page: 1202 / 3738

256
192
128
64
0
0 256 512 768 1024
camisp-049
Public Version
Camera ISP Functional Description
www.ti.com
Figure 6-82. Camera ISP CCDC A-Law Table
Line-Output Control
NOTE: Line-output control can be used with YUV data.
The CCDC final stage is line-output control, which controls how the input sensor lines are written to
memory. The value of
CCDC_SDR_ADDR [31:0] ADDR defines the starting address where the frame
should be written in memory. The value of CCDC_HSIZE_OFF [15:0] LNOFST defines the distance
between two lines for each output line to memory. The starting address and line-offset values should be
aligned to 32-byte boundaries; that is, either 16 or 32 pixels, depending on the
CCDC_SYN_MODE [11]
PACK8 setting. Register CCDC_SDOFST can be used to define additional offsets, depending on the field
ID and even/odd line numbers. This provides a means to deinterlace an interlaced 2-field input and to
invert an input image vertically. See
Table 6-37 .
Table 6-37. Camera ISP CCDC CCDC_SDOFST Description
Register Description
CCDC_SDOFST [14] FIINV Invert interpretation of the field ID signal
CCDC_SDOFST [13:12] FOFST Offset, in lines, of field = 1
CCDC_SDOFST [11:9] LOFTS0 Offset, in lines, between even lines on even fields (field 0)
CCDC_SDOFST [8:6] LOFTS1 Offset, in lines, between odd lines on even fields (field 0)
CCDC_SDOFST [5:3] LOFTS2 Offset, in lines, between even lines on odd fields (field 1)
CCDC_SDOFST [2:0] LOFTS3 Offset, in lines, between odd lines on odd fields (field 1)
Line Output Control: 2D Addressing Example
The CCDC memory port can be configured to write a subimage into a bigger image buffer. This feature is
useful for overlaying a video preview flow with the rest of the display. To use this feature, the
CCDC_SDR_ADDR [31:0] ADDR register points to the first pixel to write and the CCDC_SDOFST [13:12]
FOFST is set to the size of one line of the destination buffer.
NOTE:
• This mode can be used only when the source and destination buffers use the same
image format.
• 2D addressing is also supported by other camera ISP modules.
Line-Output Control: Examples
1202 Camera Image Signal Processor SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated