Evaluation Board Schematic and PCB Layout
www.ti.com
Figure 3. Top Layer
Figure 4. Mid-Layer 1
Figure 5. Mid-Layer 2
Figure 6. Bottom Layer
4
LM3269 Evaluation Board
SNVU162 – FEBRUARY 2013
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated