2 Description
2.1 Redriver-Mux 5-Level I/O Control Inputs
Each DS320PR412, DS320PR421, SN75LVPE5412 and SN75LVPE5421 features 5-level input pins (MODE,
GAIN/SDA, EQ0/ADDR, EQ1, and RX_DET/SCL) that are used to control the configuration of the device. These
5-level inputs use a resistor divider to help set the five valid levels to provide a wider range of control settings.
Table 2-1. Five-Level Control Pin Settings
PIN LEVEL
PIN SETTING
L0
1 kΩ to GND
L1
8.25K Ω to GND
L2
24.9 Ω to GND
L3
75 Ω to GND
L4
Float
2.2 Redriver-Mux Modes of Operation
Each DS320PR412, DS320PR421, SN75LVPE5412 and SN75LVPE5421 can be configured to operate in either
Pin Mode, SMBus Mode, or I2C Slave Mode. The mode of operation of the redriver is determined by the pin
strap setting on the MODE pin as shown in
.
Table 2-2. Modes of Operation
MODE PIN LEVEL
MODE OF OPERATION
L0
Pin Mode
L1
SMBus Mode or I2C Slave Mode
L2
SMBus Mode or I2C Slave Mode
L3
RESERVED
L4
RESERVED
2.3 Redriver-Mux SMBus or I2C Register Control Interface
The DS320PR412, DS320PR421, SN75LVPE5412 and SN75LVPE5421 internal registers can be accessed
through standard SMBus protocol. The DS320PR412, DS320PR421, SN75LVPE5412 and SN75LVPE5421
features two banks of channels, Bank 0 (Channels 0-1) and Bank 1 (Channels 2-3), each featuring a separate
register set and requiring a unique SMBus slave address. The SMBus slave address pairs (one for each channel
bank) are determined at power up based on the configuration of the MODE and EQ0/ADDR pins. The pin state
is read on power up, after the internal power-on reset signal is deasserted.
There are 8 unique SMBus slave address pairs (one address for each channel bank) that can be assigned to
the device by placing external resistor straps on the MODE and EQ0/ADDR pins as shown in
. When
multiple DS320PR412, DS320PR421, SN75LVPE5412 and SN75LVPE5421 devices are on the same SMBus
interface bus, each channel bank of each device must be configured with a unique SMBus slave address pair.
Table 2-3. Redriver-Mux SMBus Address Map
MODE
EQ0/ADDR Pin Level
Channels 0-1:
7-Bit Address [HEX]
Channels 2-3:
7-Bit Address [HEX]
L1
L0
0x18
0x19
L1
L1
0x1A
0x1B
L1
L2
0x1C
0x1D
L1
L3
0x1E
0x1F
L2
L0
0x20
0x21
L2
L1
0x22
0x23
L2
L2
0x24
0x25
L2
L3
0x26
0x27
Description
4
DS320PR412-421EVM User's Guide
Copyright © 2021 Texas Instruments Incorporated