Texas Instruments DAC12DL3200 User Manual Download Page 1

User’s Guide

DAC12DL3200 Evaluation Module

ABSTRACT

The DAC12DL3200 evaluation module (EVM) is used to evaluate the DAC12DL3200 digital-to-analog converter
(DAC) from Texas Instruments. Throughout this document, the terms evaluation board, evaluation module, and
EVM are synonymous with the DAC12DL3200EVM.

Table of Contents

1 Introduction

.............................................................................................................................................................................

2

1.1 Low Latency Evaluation of Receive and Transmit.............................................................................................................

3

1.2 Related Documentation......................................................................................................................................................

4

2 Equipment

...............................................................................................................................................................................

4

2.1 Evaluation Board Feature Identification Summary.............................................................................................................

4

2.2 Required Equipment..........................................................................................................................................................

5

3 Setup Procedure

.....................................................................................................................................................................

6

3.1 Install the High Speed Data Converter (HSDC) Pro Software...........................................................................................

7

3.2 Install the Configuration GUI Software...............................................................................................................................

7

3.3 Connect the DAC12DL3200EVM and TSW14DL3200EVM..............................................................................................

7

3.4 Connect the Power Supplies to the Boards (Power Off)....................................................................................................

7

3.5 Connect the Signal Generators to the EVM (*RF Outputs Disabled Until Directed)..........................................................

8

3.6 Turn On the TSW14DL3200EVM 12-V Power and Connect to the PC..............................................................................

8

3.7 Turn On the DAC12DL3200EVM 5-V Power Supply and Connect to the PC....................................................................

8

3.8 Turn On the Signal Generator RF Outputs.........................................................................................................................

8

3.9 Open the DAC12DL3200EVM GUI and Program the DAC and Clocks for Single Channel, NRZ Mode 2 Operation.......

9

3.10 Open the HSDC Software and Load the FPGA Image to the TSW14DL3200EVM.......................................................

11

3.11 DxSTRB Timing Adjustment...........................................................................................................................................

14

4 Other Modes of Operation

....................................................................................................................................................

17

4.1 Single-Channel RF Mode 2 (2nd Nyquist Zone)..............................................................................................................

17

4.2 Dual-Channel Output Mode 0..........................................................................................................................................

17

4.3 Dual Channel Mode1 Setup.............................................................................................................................................

18

4.4 Dual-Channel 2xRF Mode 0 DAC Setup..........................................................................................................................

18

4.5 Direct Digital Synthesis Mode..........................................................................................................................................

18

5 Register Log File

...................................................................................................................................................................

21

6 Device Configuration

............................................................................................................................................................

22

6.1 Tab Organization..............................................................................................................................................................

22

6.2 Low-Level Control............................................................................................................................................................

22

A Troubleshooting the DAC12DL3200EVM

...........................................................................................................................

24

B DAC12DL3200EVM Onboard Clocking Configuration

......................................................................................................

25

List of Figures

Figure 1-1. DAC12DL3200EVM..................................................................................................................................................

2

Figure 1-2. Low Latency LVDS-Based ADC Receiver and DAC Transmitter..............................................................................

3

Figure 1-3. Low Latency ADC EVM, Capture Card and Pattern Generator, and DAC EVM.......................................................

3

Figure 2-1. DAC12DL3200EVM Features...................................................................................................................................

4

Figure 3-1. EVM Test Setup.........................................................................................................................................................

6

Figure 3-2. Configuration GUI: LMK04828 Tab...........................................................................................................................

9

Figure 3-3. Low Level View Tab.................................................................................................................................................

10

Figure 3-4. Selecting Configuration File....................................................................................................................................

10

Figure 3-5. No Firmware Loaded...............................................................................................................................................

11

Figure 3-6. Selecting DAC Mode 2............................................................................................................................................

12

Figure 3-7. HSDC Pro GUI Setup..............................................................................................................................................

13

Figure 3-8. IO Delay..................................................................................................................................................................

14

www.ti.com

Table of Contents

SBAU374 – MAY 2021

Submit Document Feedback

DAC12DL3200 Evaluation Module

1

Copyright © 2021 Texas Instruments Incorporated

Summary of Contents for DAC12DL3200

Page 1: ...Program the DAC and Clocks for Single Channel NRZ Mode 2 Operation 9 3 10 Open the HSDC Software and Load the FPGA Image to the TSW14DL3200EVM 11 3 11 DxSTRB Timing Adjustment 14 4 Other Modes of Ope...

Page 2: ...Nyquist output modes The DAC12DL3200EVM device input data is transmitted over a high speed LVDS interface This evaluation board also includes the following important features Transformer coupled outpu...

Page 3: ...the DAC12DL3200 contributes approximately 6 ns of latency see the data sheet spec while the ADC12DL3200 adds a latency of approximately 8 ns The remaining delay is from the FPGA logic used FPGA DAC12D...

Page 4: ...SW14DL3200EVM and ADC12DL3200EVM Operation Refer to the TSW14DL3200EVM User s Guide and ADC12DL3200EVM User s Guide for configuration and status information 2 Equipment This section describes the equi...

Page 5: ...generators for clock inputs TI recommends the following Rohde Schwarz SMA100A or SMA100B Spectrum Analyzer Rohde Schwarz FSQ with 20 GHz of bandwidth or equivalent Signal path cables SMA to SMA 12 V D...

Page 6: ...ure 3 1 shows the EVM test setup 12 V DC 5 V DC CHA OUT USB 3 0 DAC CLK LMK CLK USB Figure 3 1 EVM Test Setup Note The HSDC Pro software must be installed before connecting the TSW14DL3200EVM to the P...

Page 7: ...2 4 5 7 8 10 11 13 14 16 17 Default is all inputs tied to GND J5 J7 J12 FTDI Spare GPIOs No shunt Default is all inputs disconnected These jumpers allow for FTDI to control NCO select inputs when inst...

Page 8: ...Connect to the PC Use the following steps to turn on the TSW14DL3200EVM with 12 V power and connect to the PC 1 Turn on the 12 V power supply connected to the TSW14DL3200EVM 2 Connect a mini USB 3 0...

Page 9: ...28 and LMX2592 The register map for each device is provided in the device data sheets Figure 3 2 illustrates the DAC12DL3200EVM GUI showing the USB status is connected to a PC Figure 3 2 Configuration...

Page 10: ...see Figure 3 4 Figure 3 4 Selecting Configuration File This configuration file sets up the DAC to operate in a single channel mode with the output available only on CHA The same output is available o...

Page 11: ...ber for the one connected to the DAC12DL3200EVM When the EVM powers up there is no firmware loaded in the FPGA Click the OK button on the No firmware Please select a device to load firmware into the b...

Page 12: ...D1 D5 also illuminate 4 In the top middle of the GUI enter 6 4G for the Data Rate 5 Set the tone center 1GHz in the I Q Multitone Generator window in the lower left of the GUI 6 Enter the of tones 1...

Page 13: ...p looks as shown in Figure 3 7 Figure 3 7 HSDC Pro GUI Setup www ti com Setup Procedure SBAU374 MAY 2021 Submit Document Feedback DAC12DL3200 Evaluation Module 13 Copyright 2021 Texas Instruments Inco...

Page 14: ...in the top left of the DAC main page b Click on IO Delay Figure 3 8 IO Delay c Click the Debug Features button d Enter x10000004 for the Reg Address and x8000 for the Data in the Write section as show...

Page 15: ...VM is powered down or firmware is reloaded these steps must be repeated e In the HSDC Pro GUI main page click the Send button in the upper left to send the test tone to the DAC EVM f There should now...

Page 16: ...Figure 3 10 DAC Channel A Output Setup Procedure www ti com 16 DAC12DL3200 Evaluation Module SBAU374 MAY 2021 Submit Document Feedback Copyright 2021 Texas Instruments Incorporated...

Page 17: ...This configuration file will setup the DAC to operate in dual channel mode with outputs available on CHA and CHB 5 In the HSDC Pro GUI in the device drop down menu select DAC12DL3200_MODE0_12b_sync_is...

Page 18: ...DAC RESET switch 3 Click on the DAC12DL3200EVM Low Level View tab 4 Click on the File icon and navigate to EXT_CLK_Mode0_2xRF_Dual_DAC cfg and click the OK button to load the LMK and DAC registers Thi...

Page 19: ...not required To enter the desired NCO frequency and phase settings the user must first enter the DAC sample rate in the box labeled as F_DACA MHz The value entered is in megahertz The user then selec...

Page 20: ...If using the SPI_SYNC for the NCO SYNC source after making any changes to the NCO settings click on the SPI_SYNC button twice to synchronize the two NCOs Figure 4 3 NCOA Calculation Other Modes of Ope...

Page 21: ...address and data value that was written to the DAC12DL3200 LMK04828 or LMX2592 This log file information can be saved by first highlighting the register settings to be saved then double clicking insid...

Page 22: ...UT DACA DACB IOTEST_ALARM and DIE ID and FUSE configuration tabs Control of the LMK0428 device features are available in the PLL1 Configuration PLL2 Configuration SYSREF and SYNC and Clock Outputs con...

Page 23: ...the Read Data field Can be used to synchronize the GUI with the state of the hardware Read all button Read from all registers in the Register Map summary and display the current state of the hardware...

Page 24: ...n the EVM is connected to the PC Verify that the green USB Status LED light in the top right corner of the GUI is lit If it is not lit click the Reconnect FTDI button Close and start the configuration...

Page 25: ...ng the LMK_100M_LMX_6400M_Mode2_NRZ_Single_DAC cfg configuration file the LMK04828 provides a 100 MHz reference clock to the LMX2592 a 50 MHz SYSREF clock to the DAC and a 400 MHz reference clock to t...

Page 26: ...the GUI has this clock disabled Click on the LMX2592 tab and uncheck the OUTB PD box There is now a 6 4 GHz tone on SMB connector J20 LMX OUT Figure B 2 Default Board Clock Configuration Circuit Exter...

Page 27: ...ther than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control tec...

Page 28: ...These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not in...

Page 29: ...instructions set forth by Radio Law of Japan which includes but is not limited to the instructions below with respect to EVMs which for the avoidance of doubt are stated strictly for convenience and s...

Page 30: ...any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electr...

Page 31: ...R DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthe...

Page 32: ...are subject to change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and...

Reviews: