
The LMK04828 routes a spare clock (DCLK10) to SMBs J26 and J28 that can be used to verify LMK operation.
By default, the GUI has this clock disabled. Use the
LMK04828 Clock Outputs
tab to enable this clock. Set
CLKout 10 and 11 DCLK Type to "LVPECL 2000 mV" and DCLK Divider to "24" to provide a 100-MHz clock to
these SMBs (LMKOUTP, LMKOUTN).
The LMX2592 routes a spare clock (RFOUTB) to SMB J20 that can be used to verify LMX operation. By default,
the GUI has this clock disabled. Click on the LMX2592 tab and uncheck the OUTB PD box. There is now a
6.4-GHz tone on SMB connector J20 (LMX OUT).
Figure B-2. Default Board Clock Configuration Circuit (External Clock Mode)
The LMX2582 and LMK04828 may be reconfigured to exercise more features, but this EVM is not intended to be
a full evaluation platform for these devices. For a full evaluation platform, see the
DAC12DL3200EVM Onboard Clocking Configuration
26
DAC12DL3200 Evaluation Module
SBAU374 – MAY 2021
Copyright © 2021 Texas Instruments Incorporated