
Absolute Maximum Ratings
(Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (V
CC
)
±
7V
I
OUT
Output is short circuit protected to
ground, but maximum reliability will
be maintained if I
OUT
does not
exceed...
60mA
Common Mode Input Voltage
±
V
CC
V
IN
Differential Input Voltage
10V
V
g
Differential Input Voltage
±
V
CC
V
ref
Differential Input Voltage
±
V
CC
Junction Temperature
+150˚C
Operating Temperature Range
−40˚C to +85˚C
Storage Temperature Range
−65˚C to +150˚C
Lead Solder Duration (+300˚C)
10 sec
ESD (human body model)
500V
Operating Ratings
Thermal Resistance
Package
(
θ
JC
)
(
θ
JA
)
MDIP
55˚C/W
105˚C/W
SOIC
45˚C/W
120˚C/W
Electrical Characteristics
A
V
= +10, V
CC
=
±
5V, R
L
= 100
Ω
, R
f
= 1k
Ω
, R
g
= 182
Ω
, V
g
= +2V; unless specified
Symbol
Parameter
Conditions
Typ
Max/Min (Note 2)
Units
Ambient Temperature
CLC520AJ
+25˚C
−40˚C
+25˚C
+85˚C
Frequency Domain Response
SSBW
-3dB Bandwidth
V
OUT
<
0.5V
PP
160
>
110
>
120
>
120
MHz
SSBW
V
OUT
<
0.5V
PP
(AJE only)
140
>
90
>
100
>
100
MHz
LSBW
V
OUT
<
4.0V
PP
140
>
85
>
100
>
100
MHz
-3dB Bandwidth
V
OUT
<
0.5V
PP
SBWC
Gain Control Channel
V
IN
= +0.2V, V
g
= +1VDC
100
>
80
>
80
>
80
MHz
Gain Flatness
V
OUT
<
0.5V
PP
GFPL
Peaking
0.1MHz to 30MHz
0
<
0.4
<
0.3
<
0.4
dB
GFPH
Peaking
0.1MHz to 20MHz
0
<
0.7
<
0.5
<
0.7
dB
GFRL
Rolloff
0.1MHz to 30MHz
0.1
<
0.4
<
0.3
<
0.4
dB
GFRH
Rolloff
0.1MHz to 60MHz
0.5
<
1.3
<
1
<
1.3
dB
LPD
Linear Phase Deviation
0.1MHz to 60MHz
0.5
<
1.2
<
1
<
1.2
deg
FDTH
Feedthrough
V
g
= 0V, V
IN
= -22dBm
-38
<
-31
<
-31
<
-31
dB
TRS
Rise and Fall Time
0.5V Step
2.5
<
3.7
<
3
<
3
ns
TRL
4.0V Step
3.7
<
5
<
5
<
5
ns
TS
Settling Time to
±
0.1%
2.0V Step
12
<
18
<
18
<
18
ns
OS
Overshoot
0.5V Step
0
<
15
<
15
<
15
%
SR
Slew Rate
4V Step
2000
>
1450
>
1450
>
1450
V/µsec
HD2
2nd Harmonic Distortion
2V
PP
, 20MHz
−47
<
−40
<
−40
<
−35
dBc
HD3
3rd Harmonic Distortion
2V
PP
, 20MHz
−60
<
−50
<
−50
<
−45
dBc
Equivalent Output Noise
(÷10 for input noise) (Note
3)
SNF
Noise floor
1MHz to 200MHz
−132
<
−130
<
−130
<
−129
dBm
(1Hz)
INV
Integrated noise
1MHz to 200MHz
800
<
1000
<
1000
<
1100
µV
DG
Differential Gain (Note 4)
at 3.58MHz
0.15
%
DP
Differential PIase (Note 4)
at 3.58MHz
0.15
deg
Static, DC Performance
SGNL
Integral Signal Nonlinearity
V
OUT
= 4V
PP
0.04
<
0.1
<
0.1
<
0.2
%
Gain Accuracy
R
f
= 1k
Ω
, R
g
= 182
Ω
GACCU
For Nominal Max Gain = 20dB
±
0
<
±
1.0
<
±
0.5
<
±
0.5
dB
VOS
Output Offset Voltage (Note 5)
40
<
150
<
120
<
150
mV
DVOS
Average Temperature Coefficient
100
<
400
–
<
300
µV/˚C
CLC520
www.national.com
3