Texas Instruments BOOSTXL-TPS65218, User Manual

Page: 2 / 38

Introduction
www.ti.com
2 SLVUBH5 – October 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
BOOSTXL-TPS65218 EVM User's Guide
25 Component Placement—Top Assembly
................................................................................
24
26 Component Placement—Bottom Assembly
............................................................................
24
27 Layout—Top Composite
..................................................................................................
24
28 Layout—Bottom Composite
..............................................................................................
24
29 Top Layer
...................................................................................................................
25
30 Inner Layer 1 (GND Plane)
...............................................................................................
25
31 Inner Layer 2 (Signal)
.....................................................................................................
26
32 Bottom Layer (Top View)
..................................................................................................
26
33 BOOSTXL-TPS65218 Schematic, Page 1
.............................................................................
28
34 BOOSTXL-TPS65218 Schematic, Page 2
.............................................................................
29
35 BOOSTXL-TPS65218 Schematic, Page 3
.............................................................................
30
List of Tables
1 Electrical Connections of Headers
........................................................................................
6
2 BOOSTXL-TPS65218 Test Point List
.....................................................................................
6
3 BOOSTXL-TPS65218 Jumper List
.......................................................................................
7
4 Bill of Materials
.............................................................................................................
31
Trademarks
1 Introduction
The BOOSTXL-TPS65218 allows designers to program samples of the TPS65218D0 and verify the values
in the EEPROM match the power-up and power-down sequence requirements of the targeted processor
that will be powered by the PMIC in the final application. The BOOSTXL-TPS65218 BoosterPack EVM is
simple to test, requiring only an MSP430F5529 LaunchPad and USB A-to-micro B cable. With no load or a
light load on the BoosterPack EVM, the power provided by the LaunchPad is sufficient to power the
TPS65218D0 device, re-program the EEPROM, and perform all of the measurements described in this
document. The 5 V provided by the VBUS wire of the USB cable is the only power input to the
LaunchPad.
The TPS65218D0 device consists of three step-down converters (DCDC1, DCDC2, DCDC3), one buck-
boost converter (DCDC4), two low-quiescent current step-down converters (DCDC5, DCDC6), a general-
purpose LDO regulator (LDO1), and three load switches (LS1, LS2, LS3) with varying input voltage
ranges. The output voltage of all the DC/DC converters and the LDO regulator is programmable. The
current limit of the load switches is programmable. The sequence order of all DC/DC converters, the LDO,
and the load switches can also be programmed and assigned to integer values relative to each other. The
sequence timing and supervisor tolerances are global parameters that can be programmed.
Modifying some or all of these register map values and re-programming the EEPROM of the TPS65218D0
device with the IPG-UI software creates new reset values for the PMIC, which allows the PMIC to power-
on and power-off with the required timing for a variety of processors or FPGAs.
Figure 1 shows the top-side of the BOOSTXL-TPS65218 PCB, on which a socket is placed to install
TPS65218D0 samples and re-program the samples. The samples can then be removed from the socket
and soldered down on a TPS65218EVM-100 or prototype PCB to evaluate the power delivery capabilities
of the TPS65218D0 newly programmed for a specific processor or FPGA. If the output voltages or
sequencing are not ideal for the processor or FPGA on the first attempt, the process can be repeated until
the ideal programming of the TPS65218D0 device is determined.